Datum
9300A

General PRESSBINDER
RE-ORDER
NO. R 118-8

ME-10571

TECHNICAL MANUAL

MODEL 9300A TIME CODE GENERATOR/TRANSLATOR

PART NO. 9300-7323

datum inc.

Timing Instrumentation

Digitized by the Internet Archive
in 2025

https://archive.org/details/manualsplus_08056

TECHNICAL MANUAL

MODEL 9300A
TIME CODE
GENERATOR/TRANSLATOR
PART NO. 9300-7323

DATUM INC., TIMING DIVISION
1363 S. State College Blvd., Anaheim, Calif. 92806 - phone (714) 533-6333 twx (910) 592-1289

NOTE:

1. The Model 9300 is shipped for use with 115V AC operation unless identified for 220/230 VAC at AC power connector. See next page for changes to 220 VAC operation.

TABLE OF CONTENTS

I	SYSTEM DESCRIPTION	I-1
	1.1 General	I-1
	1.2 Time Code Generator	I-1
	1.3 Time Code Translator	I-1
	1.4 Physical	I-2
II	SPECIFICATIONS	
	2.1 Inputs	II-1
	2.2 Outputs	II-1
	2.3 Time Base	II-2
	2.4 Environment	II-3
	2.5 Physical	II-3
III	OPERATING PROCEDURES	
	3.1 Generator Mode	III-1
	3.2 Translate Mode	III-1
	3.3 Bypass Operation	III-2
	3.4 Direction Control	III-2
	3.5 Input Code Polarity Control	III-2
	3.6 Internal Filter Control	III-2
	3.7 Tape Search Operation (Optional)	III-3
	3.8 5 Rate Slow Code (Optional)	III-3
	3.9 Input Code Select (Optional)	III-3
	3.10 Advance/Retard (Optional)	III-3
	3.11 External Start (Optional)	III-4
	3.12 Detailed Bypass Operation	III-5
IV	ADJUSTMENTS	IV-1

TABLE OF CONTENTS (Continued)

V	THEORY OF OPERATION	V-1
	5.1 Logic Description and Used	V-1
	5.2 General	V-2
	5.3 Detailed Logic Description	V-4
VI	MAINTENANCE	VI-1
VII	LIST OF DRAWINGS	VII-1
VIII	LIST OF MATERIALS	VIII-1

SECTION I
SYSTEM DESCRIPTION

1.1 The Model 9300 Time Code Generator/Translator is designed to perform two basic functions. First, the unit generates a time code in suitable form for recording on magnetic tapes or paper charts. Secondly, the unit is capable of reading the recorded time when played back from a magnetic tape or other sources. The standard format includes BCD seconds, minutes, hours and days only in both the generator and translator modes.

1.2 TIME CODE GENERATOR

As a Time Code Generator the Model 9300 develops a serial modulated time code, modulated to allow recording or magnetic tape or to allow convenient distribution to remote users. The NASA 36-Bit format is used so that the unit is compatible with many other existing facilities or other standard instrumentation equipment. Front panel controls allow the clock to be stopped, started or preset. Each digit of seconds, minutes, hours and days is settable to allow time-of-day or elapsed time operation. The basic clock accumulates time on a 24-hour basis and is accurately updated each second.

1.3 TIME CODE TRANSLATOR

When placed in the translate mode the unit will accept the NASA 36-Bit format either as generated in the Time Code Generator mode or as received from other sources. The unit automatically decodes the serial input code and provides a front panel display, serial pulse trains and optional digital outputs. Reading accuracy is better than 50 microseconds when reading in the forward playback mode.

A synchronization mode, selectable from the front panel, provides noise rejection. This feature allows the selection of "zero", "one," two," "four," "eight," or "infinite" time frames bypass if input errors are detected. This feature is most important when digital outputs are required, or tape search operation is desired. With "zero" selected each time frame is read. With one, two, four or eight selected, the unit is resynchronized only after the selected number of consecutive errored frames. With "infinite" selected,

the unit updates from the carrier only and disregards the coded information. The unit must be synchronized in one of the other bypass positions prior to selecting the "infinite" mode.

1.4 PHYSICAL

The Model 9300 is constructed in a 1-3/4" package, requiring minimum 19" rack mounting or offering easy handling for desk mounting. A decimal display located on the front panel, shows either generated time or translated time depending on mode of operation. All operating mode controls are mounted on the front panel. Each display digit is individually presettable with a single thumbwheel switch and a pushbutton for each digit.

The circuitry of the Model 9300 consists of TTL and DTL type integrated circuits. Each element is mounted in a modular socket for ease in maintainablility.

SECTION II
SPECIFICATIONS

2.1 INPUTS

2.1.1 J1 Code Input

a.	Format:	NASA 36-Bit (Control functions may be included in the code but are not recognized as valid data in the standard instrument.)
b.	Modulation Frequency:	1 kHz
c.	Modulation Ratio:	2:1 - 4:1
d.	Amplitude:	100 MV p-p to 10V p-p on the mark pulse.
e.	Input Z:	100K at 1 kHz
f.	Frequency Range:	25 Hz - 200 kHz
g.	Synchronization Accuracy	Less than ±50 microseconds

2.1.2 J6 AC Power

a.	Voltage Requirements:	115/220V AC ±10%
b.	Frequency:	47 - 420 Hz
c.	Power Requirements:	$\leq$75 watts

2.2 OUTPUTS

2.2.1 J2 NASA 36-Bit Modulated Code

(Note: This output is only available when operating in the GEN mode.)

a.	Carrier Frequency:	1 kHz sinewave
b.	Amplitude:	Adjustable from 0 to 10V p-p on the mark pulse.
c.	Modulation Ratio:	Adjustable from 2:1 through 6:1
d.	External Load:	$\geq$600 ohms

2.3 Time Base

a. Type:	Crystal Controlled Oscillator
b. Frequency:	1MHz
c. Stability:	$\pm 5 \times 10^{-6}$

2.4 Environment

a. Temperature:	$0^{\circ}C$ to $+50^{\circ}C$
b. Humidity:	Up to 95% relative

2.5 Physical

a. Panel Height:	1-3/4 inches
b. Chassis Width:	17 inches
c. Chassis Depth:	18 inches

TABLE 1

PIN ASSIGNMENTS

J4 Parallel Outputs

Pin	Term	Pin	Term
1	mS1	26	M40
2	mS2	27	H1
3	mS4	28	H2
4	mS8	29	H4
5	mS10	30	H8
6	mS20	31	H10
7	mS40	32	H20
8	mS80	33	D1
9	mS100	34	D2
10	mS200	35	D4
11	mS400	36	D8
12	mS800	37	D10
13	S1	38	D20
14	S2	39	D40
15	S4	40	D80
16	S8	41	D100
17	S10	42	D200
18	S20	43	D400
19	S40	44	D800
20	M1	45	$\overline{\text{HOLD}}$
21	M2	46	SAMPLE TIME
22	M4	47	SIGNAL GND
23	M8	48	SIGNAL GND
24	M10	49	SIGNAL GND
25	M20	50	SIGNAL GND

SECTION III
OPERATING PROCEDURE

3.1 GENERATE MODE

a. Apply AC power to J6.

b. Turn on instrument by moving the PWR switch, located on the front panel, to the ON position.

c. Rotate the MODE switch to the HOLD position. (Display should be stationary.)

d. Preset the time of day using the following procedure:

1. Start with the least significant digit (unit seconds) and in progression finish with hundreds of days.

2. Select the number to be preset into each decade with the PRESET thumbwheel switch.

3. Press the pushbutton under each decade to enter the PRESET number into the output register.

e. Rotate the MODE switch to the GEN position. At the preset start time, press the START pushbutton.

f. The display will now update at a 1 pps rate and all outputs will be available on their respective output connectors.

3.2 TRANSLATE MODE

a. Apply power as in steps a and b of the GENERATE MODE procedure.

b. Place a standard 1 kHz modulated NASA 36-Bit code on BNC connector J1 located on the rear of the unit. It does not matter if the code format has been modified to remove the control functions as this portion of the time code is not used for decoding purposes in the 9300. (See 9300 specifications for modulation ratio, frequency range and amplitude requirements.)

c. Rotate the MODE switch to the TRANS position.

d. Place the FWD/REV switch to the FWD position.

e. After allowing approximately one minute after turn-on for the AGC to settle, the 9300 will automatically synchronize to the input time code.

3.3 BY-PASS OPERATION (See also paragraph 3.12)

a. Select TRANS. The 9300 will respond to each time frame of the input code. Any degradation of the input code may cause an erroneous reading on the 9300 Time Code Generator-Reader.

b. Select 4. The 9300 will sync to the input code, then automatically lock out its own sync circuits and just monitor the input code for time differences. Frame errors are counted; however, the 9300 synchronization is not disturbed unless four consecutive errored frames are counted. If frame errors are separated by a valid frame, the error counter is reset to zero; therefore, resynchronization can only take place on the fifth frame after counting four consecutive errored frames. This mode can be extremely useful when input time code is noisy or being derived from a poor or spliced tape.

c. oo BY-PASS. Note: Prior to selecting this position, the 9300 must be synchronized in either the TRANS, 1, 2, 4, or 8 position. After synchronization, rotate the MODE switch to the oo Bypass position. Once in this mode, all synchronizing functions are locked out and the 9300 will act as an elapsed time generator updating on the carrier rate of the input code.

3.4 DIRECTION CONTROL

The 9300 is provided with manual direction control and is operated by means of a front panel mounted toggle switch, INPUT FWD/REV. For forward operation place this switch in the FWD position. For reverse translation, place the switch in the REV direction.

3.5 INPUT CODE POLARITY CONTROL

The 9300 includes provisions to compensate for inverted polarity input codes. This is done with a front panel mounted toggle switch, INPUT +/-. For normal operation, this switch should be placed in the (+) position. For inverted polarity input codes, place the switch in the (-) position.

3.6 INTERNAL FILTER CONTROL

An internal 3 kHz low pass filter has been provided in the 9300, for use in playback (X1 speed ratio) operation. To activate the filter, place the front panel mounted FILTER IN/OUT switch to the IN position.

3.7 TAPE SEARCH OPERATION (Optional)

a. Connect the 9300 to the Tape Search unit as described in the Tape Search unit instruction manual.

b. Insure that the FWD/REV switch is in the FWD position and that the FILTER switch is in the IN position.

c. A logic "1" on Pin 45 of J4 will program the 9300 for forward operation, a logic "0", for reverse operation.

d. A logic "1" on Pin 49 of J4 will activate the low pass filter, a logic "0" will de-activate the filter.

e. A logic "0" Pin 47 of J4 will inhibit updating of the 9300.

3.8 5 RATE SLOW CODE (Optional)

The PRESET thumbwheel switch serves a dual function when the Slow Code option is installed. In addition to serving in the PRESET function, positions "1" through "5" select the desired frame period (see slow code drawing in Section V). Position "0" de-activates the Slow Code circuitry.

3.9 INPUT CODE SELECT (Optional)

Rotate the MODE A/B/E switch to program the 9300 to accept either IRIG A, IRIG B or IRIG E as the input code.

3.10 ADVANCE/RETARD (Optional)

a. Preset and start the generator as described in paragraph 3.1 above.

b. Sync an oscilloscope on the "on-time" edge of an external reference pulse (1 PPS).

c. Observe the "on-time" edge of the equivalent local pulse rate. If the local pulse appears to the right of the reference, the 9300 is "late." If the local pulse occurs to the left, the 9300 is "early."

d. Select the greatest Advance/Retard rate (refer to SWITCH & CONTROL LOGIC (11) drawing for rate identification) which will not overcorrect for the offset in one second. For example: for an offset of 5 milliseconds, the proper rate would be 1 millisecond/second, as 10 milliseconds/sec would overcorrect.

e. If the logic pulse is "early," press the RET pushbutton. If the local pulse is "late," press the ADV pushbutton. Observe that the local pulse appears to move toward the reference pulse.

f. When the local pulse is within one second correction capability, select the next slowest correction rate.

g. Continue in this manner until the local pulse is alligned to within the maximum resolution of the Advance/Retard circuit.

3.11 EXTERNAL START (Optional)

a. Connect the external start pulse (1 PPS) to the INPUT BNC on the front panel. Place the WWV/DC switch in the appropriate position in accordance with the type signal to be used. Observe that the TICK indicator blinks at a 1 PPS rate.

b. If a WWV "tick" is being used, rotate the LEVEL control to the maximum counter-clockwise position. Adjust this potentiometer clockwise to obtain a steady blinking of the TICK indicator. Setting the control more clockwise than required to obtain a reliable indication may result in an unreliable start.

c. Preset the generator as described in steps 3.1. Rotate the MODE switch to the GEN position.

d. After the "Tick" which occurs one second prior to the preset start time, press the ARM pushbutton. The ARMED indicator will light.

e. The next "Tick Pulse" will start the generator.

3.12 DETAILED BY-PASS OPERATION

When this switch is set to "0" (TRANSLATE), the instrument monitors the input code and responds to each time frame of the input code. If the coded input is erroneous, the unit outputs the incorrect input value on both the visual display and the optional BCD output. However, the ERROR indicator is enabled (because a difference exists between the input and internal time values). This error status will remain until a subsequent code frame is input which is in agreement with the internal time value.

When this switch is set to "4", the instrument monitors the input code and if one or more frames are in error (up to 4), continues to properly update the displayed and BCD outputs by utilizing the 1 kHz carrier of the time code. Two (2) conditions affecting the ERROR indicator are as follows:

a. Less than four (4) consecutive 'erroneous' frames. The ERROR indicator is energized as long as a difference in time value exists between the input code and the internal time registers. At the end of a frame received in agreement with the internal time value, the ERROR indicator is de-energized.

b. Four (4) or more consecutive 'erroneous' frames.

   The ERROR indicator is energized as long as a difference in time value exists between the input code and the internal time registers. During the fifth consecutive frame, the time value

of the input code is entered into the internal time register. If the sixth consecutive frame of the input agrees with the updated time value in the internal time register, the ERROR indicator is de-energized at the end of this frame. However, if the sixth frame of the input code does NOT agree with the updated time value in the internal register, the input code value is again entered into the internal register and the next frame is again examined for agreement with the 'new' time value. The ERROR indicator remains energized and each subsequent frame time value is entered until time value agreement is found.

When the switch is set to "∝" (infinity), the instrument acts simply as an elapsed time generator, updated from its last time value by the carrier input. The ERROR indicator is energized when a difference in time value exists between the input time code and the internal time register and is de-energized at the end of the first frame found to be in agreement. Entering of input code time value(s) is inhibited whenever the switch is in the "∝" position.

Thus, the ERROR indicator is energized whenever (irrespective of switch position) a time value difference is detected between the code and the internal time register. Further, this status is de-energized at the end of the first subsequent code frame time value found in agreement with the internal time register. Therefore, the effect of the switch positions is to allow entering (jamming) of the input time code value into the internal time register under the following conditions:

a. "0" - each frame
b. "1" - the frame following a detected 'errored' frame
c. "2" - the frame following two (2) consecutive detected 'errored' frames
d. "4" - the frame following four (4) consecutive detected 'errored' frames
e. "8" - the frame following eight (8) consecutive detected 'errored' frames
f. "∝" - never

Finally, from the above examples, it may be discerned that the 'meaning' of the energized state of the ERROR indicator is that a difference in time value exists between the input code time value and the internal register time value and that the de-energized state of this status means there is no detected difference in these values.

SECTION IV
ADJUSTMENTS

The following is a list of adjustments which are basic to the 9300 Time Code Generator/Reader and includes those assemblies which are basic options. In the case of "Potentiometers," they are set at the factory to a nominal setting as indicated in ( ). However, the user should refer to the top assembly drawing for the location of these variables and adjust them for users specific requirements.

1. SINEWAVE SHAPER/MODULATOR ASSEMBLY
   a. R17 Level Adjustment. Range 0 to 10V peak to peak on the mark amplitude of the output code (3V p-p).

   b. R15 Modulation Ratio Adjustment. Range 2:1 - 4:1 mark to space ratio on the output code (3:1).

   c. R7 Phase Adjustment. Sets the phase of the carrier frequency so there is no discontinuity when amplitude modulation takes place.

2. POWER SUPPLY ASSEMBLY
   a. R10 adjusts the output level of the +5 volt regulator. Should be set to +5V ±2%.

3. SLOW CODE ASSEMBLY (Optional)
   a. R12 adjusts the output level (+6V mark amplitude)

SECTION V

THEORY OF OPERATION

5.1 LOGIC DESCRIPTION AND USE

The 9300 is depicted by several drawings. One of these is the top assembly drawing which shows the physical location of the assemblies that are contained within the instrument. This print should be used to locate connectors on the rear panel and for quick reference to the physical location of any of the assemblies or controls.

In the title block of each logic print is a circled number. For instance, the IRIG basic print (Minor Time) has circled number (8) in the title block. The IRIG basic print (Major Time) has circled number (9). The LED display has circled (12) in the title block. Except for terms originating within the drawing being studied, this reference number will precede each term, showing the sheet of logic upon which it originated. To use these numbers. simply observe the term, look at the term reference number in front of the term, then select the print that has this reference number in the title block. This print will show the point of origin of the term you are trying to find. This provides a convenient means of getting back and forth from various pages of these logics.

Each time a term reference number will refer you back to the source of that signal. In each of the logics there will be a number such as A4, A8, A11, etc. These number refer to the physical location on this assembly for that particular integrated-circuit element. In order to determine a physical location of an integrated circuit, one would merely refer to the top assembly drawing. In the lower left-hand corner of this drawing, each assembly contained within the instrument is listed, prefixed with a code letter, (A B C etc.) then, by referencing the mechanical view of the top of the instrument, look for the board labeled with that code letter. Examine the board until the desired integrated circuit is located.

All references in this discussion will be based on the circled term reference numbers located in the title blocks of all logic prints. The reader should be familiar with the above before preceeding.

5.2 GENERAL

The Model 9300 is both a time generator and a time translator. A time generator is a device which takes a referenced frequency and divides it so as to accumulate or "count" time intervals. A time translator is a device which requires a serial coded input and "decodes," or "translates" this input to some other form, usually parallel time data.

In order to better understand the logic organization of the 9300, let's first review the basic configuration of typical timing units.

Figure 5-1 shows a simplified diagram of a typical Time Code Generator. The significant sections of a Time Code Generator are:

a. Frequency Source - Usually a crystal-controlled oscillator.

b. Minor Time Counters - The purpose of these counters is to develop scan terms and rates required to develop the serial code format or to be used for parallel outputs. They also supply a 1-pps signal that is used to update the Major Time Accumulator.

c. Major Time Accumulator - This section is a counter whose function is to store the time-of-year data. It is incremented by the 1 pps clock output of the frequency dividers. Its outputs are buffered and used for parallel outputs or they are scanned by the encoder and outputted in a serial format.

d. Counter Control - This section synchronizes the time accumulator and includes switches to select and enter the time-of-day into the Major Time Accumulator.

e. Parallel-to-Serial Converter - This section consists of scan gates that serialize the contents of the accumulator into a continous pulse train.

TYPICAL TIME CODE GENERATOR



FIGURE 5-1

f. Formatter - This section uses pulse rates from the minor time counter to obtain the pulse widths and index pulses required to provide the format defined by the type of time code being generated. This format is then usually combined with a sinewave to provide an amplitude-modulated signal.

g. Output Amplifier - This section provides the required output drive and signal levels of the formatter output.

h. Display - This section interfaces the generator with the operator.

Figure 5-2 shows a simplified diagram of a typical Time Code Translator. The significant points to a Time Translator are:

a. Input Amplifier - Usually this is an AGC type amplifier. Its function is to provide a constant amplitude signal to the decode and detection circuitry.

b. Serial to Parallel Converter - This is the heart of the unit. Its function is to detect digital data in the input format and assign it to storage in the time accumulator. This portion contains the necessary circuits to synchronize the frequency dividers.

c. Frequency Dividers - These counters divide the carrier frequency. Once synchronized by the decoding circuitry in the serial-to-parallel section, this counter provides the terms necessary to index the digital data contained in the input code. This allows the locating of each code bit and the proper assignment to accumulator storage. Also important, they provide a 1 pps signal to update the Time Accumulator.

d. Time Accumulator - This counter stores the value being read from the input code. It is updated with the 1 pps signal from the frequency dividers and is permuted to count in the format of the input time code (usually seconds, minutes, and hours). Day-of-year may sometimes be provided if required

TYPICAL TIME CODE TRANSLATOR



FIGURE 5-2

and it is contained in the input time code. The Time Accumulator is the basis for most outputs required by the unit.

e. Display - This section takes the Time Accumulator data and displays it for the user.

Now if we combine the two functions, taking advantage of circuitry found common to both, we obtain a Time Code Generator/Translator (Figure 5-3). Logic functions which are common, i.e., those which need not be duplicated are:

a. Frequency dividers (all of those in the translator and at least half of those in the generator).
b. Time Accumulator
c. Display

Of course, the power supply and chassis are shared.

5.3 DETAILED LOGIC DESCRIPTION

This description will be referenced only to the term reference numbers that are contained within the title block of each individual logic print. Before proceeding, the reader should be familiar with paragraph 5.1, LOGIC DESCRIPTION AND USE.

(1) AGC

The automatic gain control amplifier assembly contains the input amplifier and the code strippers required to normalize the input and derive the necessary clock signals for the decoder.

The AGC amplifier is wideband so as to make the unit operational where variations of input signal frequency as well as amplitude is experienced such as in tape search applications.

Generally if a translator is used as a single purpose unit such as to only translate code at a single rate and display it, the AGC circuits can be narrowband. To make the unit more adaptable to different types of applications, we have provided a 100 MV to 10 volt dynamic range and a frequency response of 25 Hz to 300 kHz. The circuit does not require adjustment over this range.

TYPICAL TIME CODE GENERATOR/TRANSLATOR



FIGURE 5-3

After the input signal is normalized by the AGC, preset level comparators develop clock signals used for decoding. ØA which occurs at the positive zero axis crossing of the carrier, is used throughout the unit for clocking and synchronization. ØC is the mark clock which occurs only each half cycle of the carrier modulation (mark amplitude cycles).

Figure 5-4 shows a typical modulated signal. Two cycles are modulated. Examples of ØA and ØC are shown relative to the signal. Observe also the other definitions provided.

(2)-(3) NASA Decoder - The output clocks from the AGC are connected to the decoder assembly; here the entire translation process takes place. The functions performed by the decoder assembly are:

a) Reconstruct dc envelope of the time code
b) Determine code pulse rate
c) Determine time frame sync (frame reference mark)
d) Synchronize minor time
e) Code bit storage and accumulator loading
f) Synchronization mode error detection and storage

Implementation of the decoder, which are of benefit to the user are described below:

a) DC Envelope Reformation - The amplitude modulation of the time code signal represents a pulse width modulated dc envelope. The key to reliable translation or reading is the reconstruction of the envelope. Once this has been done, it is a simple process to examine the dc signal for the presence of binary information. The clocks from the input shapers and three flip-flop storage counters are used in this operation. The significant point is that a cycle can be dropped or a noise spike can occur to add a pulse and the reconstruction of the envelope will not be affected. Thus, we say that the unit has "single cycle dropout protection".


MODULATION POINT
MARK AMPLITUDE
POSITIVE AXIS CROSSING
SPACE AMPLITUDE
X
3X
SPACE = X
MARK = 3X
MARK TO SPACE RATIO 3:1
TYPICAL ØC SLICING LEVEL
EXAMPLE ØA
EXAMPLE ØC
TYPICAL MODULATED TIME CODE

FIGURE 5-4

b) Determine Code Pulse Rate - This is as simple as it appears. The first step to synchronization of the input is to detect the pulse rate of the input code. This is done by examining the dc envelope reconstructed in step (a) and developing a clock at the leading edge of this signal. In the NASA 36-bit format this clock would be 100 pps since the pulse rate of the coded information is 100 pps. This term is called "mark sync" (MS). For NASA 36-bit, the dc envelope obtained from the three counters in step (a) will be exactly 2 milliseconds late with respect to the "on time" point (modulation point) of the serial code. This is due to the logic implementation in the decoder discussed above. With MS occurring at 100 pps less 2 milliseconds, we know that the counter dividing 1 kHz must read "2" at its leading edge. Thus to synchronize the milliseconds counter all that is needed is to set it to a "2" with the MS clock. With the milliseconds counter synchronized, we now have a means to measure pulse widths of the input code from zero to 9 milliseconds.

c) Determine Frame Sync

d) Synchronize Minor Time

Let us summarize what we now know and have accomplished:

(1) We have a dc pulse train of the code.
(2) We have a counter dividing 1 kHz in synchronization with the dc code envelope. Thus, each code bit period is divided into 10 equal parts.
(3) The NASA 36-bit reference mark is five consecutive 6 millisecond bit periods.
(4) NASA 36-bit reference occurs at a 1 pps rate.

If we count and detect five consecutive 6 millisecond bit periods, we know we have received a 1 second reference. We also know that the counters counting 100 pps and 10 pps must be zero at this time. We therefore set them to zero of the leading edge of "F.S." (Frame Sync).

e) Code Bit Storage and Accumulator Loading - Now that we have a counter dividing 1 kHz (NASA 36-bit code carrier) and synchronized to the incoming code, we can locate any point within the format to a resolution of 1 millisecond. Furthermore, we can also "measure" the pulse width and therefore determine "1's" and "0's", which are noted to be of 6 and 2 millisecond duration, respectively.

A binary "1" is determined by examining the reconstructed dc envelope at a millisecond count of 6. A 4-bit shift register is successively loaded with the detected binary "1's" as they occur in the serial format. The result is therefore a continuous stream of "1's" and "0's" flowing through the 4-bit register.

Since the minor time counter (milliseconds, .01 seconds, .1 seconds) is synchronized with the input code, any 1 millisecond interval can be pin-pointed within the serial train. Actually, it is only necessary to locate an interval of 40 to 50 milliseconds -- in other words, an interval which contains 4 bits of code. Therefore, nine "load" periods are defined by gates "looking" at the minor time counter. Each of the load gates connects a 4-bit decade in the time accumulator to the shift register. As the data of interest is shifted in, it is loaded into the decade associated with the 4 bits. In this manner units of seconds, tens of seconds, units of

minutes, etc., are loaded sequentially from the shift register to the accumulator as the code is read.

The 36 bits of seconds, minutes, and hours and days are read and loaded in the first 900 milliseconds of the format. However, this time word represents a 1 second interval which began 900 milliseconds before (at the "on time" reference point). The output time must be placed "on time". That is, it is required that the output time update at the 1 second reference, which occurred 900 milliseconds before the entire time word is read. If, however, we take advantage of the fact that the synchronized minor time counter will supply a 1 pps signal exactly at the reference mark, we can then add this to the value in the accumulator. This, in effect, is anticipating the next time word value, and puts the output exactly "on time".

To summarize, the decoding process takes at least two time frame periods to synchronize to the code input. First, the code pulse rate synchronizes the least significant bit counter (milliseconds). Next, "frame sync" is determined by using this milliseconds data and the dc level envelope of the input code. This data allows complete synchronization of the minor time counter. Once this is done, "1's" and "0's" of the code can be located and placed in appropriate storage in the time accumulator. The accumulator is then updated with 1 pps to place it "on time". The entire process is repeated for each frame but does not actually cause any change in the output as long as the reader remains synchronized because the accumulator is being updated "on time" by the 1 pps pulse prior to the decoded time availability (900 milliseconds after "on time").

f. Synchronization Mode Error Detection and Storage - Another function contained on the decode assembly is the synchronization mode logic. In order to explain this function, it is necessary to assume that the unit is developing a serial code (before we have covered the serial code encoder section).

The "synchronization mode" function is designed to provide protection to the outputs in the event decoding errors occur. These errors can be due to many things such as noise, dropouts, voltage transients, etc. For example, if a noise burst or voltage transient occurred which caused a code error, thus wiping out a 1 second frame, the output would continue to read the correct code as long as carrier sync was maintained.

Obviously, if the carrier were gone completely for a time frame, the unit could not maintain sync. The synchronization mode feature increases the noise immunity of the unit significantly and is an added aid to tape search requirements.

The synchronization mode circuitry compares the reconstructed dc level with the generated code pulse train from the encoder. Thus, time contained in the time accumulator is compared bit-by-bit with the input code. If an error is detected, it is recorded and stored in the 3-bit counter. The next frame is examined. If another error is detected, it also is stored by adding it to the first, and so forth. Note that only one error per frame is considered.

The 9300 provides a front panel switch to select the error frame bypass mode. Six conditions are provided by the unit. These are:

(1) Zero Frames
(2) One Frame
(3) Two Frames
(4) Four Frames
(5) Eight Frames
(6) Infinite Frames

With "Two Frames" selected, the unit will accumulate two error frames without resynchronizing. If two consecutive errors are recorded, the next frame (third) is used to resynchronize the unit. The error counter is reset if no error is detected on the next frame (forth). If, however, an error condition continues, synchronization again is accomplished immediately. This is continued until two consecutive frames agree. Once synchronized, the unit "free runs:, so to speak, with synchronization disallowed until at least two consecutive frame errors are detected.

When "infinite" is selected, the synchronization of the unit is continuously inhibited and the unit acts as a generator using the carrier input as a clock.

With "Zero Frames" selected, the unit is a slave reader and synchronizes to each frame.

The number of frames desired to be bypassed is accomplished by selecting one of the six positions.

NASA DECODER (ENCODER) (6)

The NASA 36 Bit Time Code frame illustrated in Figure 1, consists of ten 100 millisecond sub-code word periods. Each word period is divided into ten 10 millisecond index periods. Thus, the status of the tenths-of-seconds counter can be used to identify sub-code word periods, while the status of the hundredths-of-seconds counter can be used to identify index periods within each sub-code word period.

Logic Elements E2-5, are used to provide eight first rank multiplexers which scan the time data associated with the first eight subcode words of the time code frame. The multiplexers are enabled by a false hSC5 signal which is present only during the first five index periods of each sub-code word period. The outputs of these eight first rank multiplexers are obtained during each of the ten sub-code word periods of each time frame. However, second rank multiplexer element A15 is used to select each of these eight outpus during only one sub-code worder period.

Second rank multiplexer element E6 is enabled by a false level on the tSC8 line from the tenths-of-seconds counter (that is, it is enabled during the first eight sub-code word periods of each frame which are identified by the tenths-of-seconds counts of 0 through 7). The address inputs to the second rank multiplexer are tenths-of-seconds count signals tSC1, tSC2 and tSC4. These are connected so that the a, b, c, d, e, f, h, and j signals from the first rank multiplexer are connected to the second rank multiplexer output during tenths-of-seconds count periods 0, 1, 2, 3, 4, 5, 6, and 7 respectively.

The hundreds-of-days data associated with the ninth sub-code word and the control function data associated with the tenth sub-code word are scanned by the two multiplexers provided by the Logic Element E1. Each of these multiplexers is enabled only during the appropriate sub-code word period. Thus, no second rank multiplexing of the outputs of these two multiplexers is required.

Although the outputs of the K, L and N multiplexers are in a serial form. The data is not in the desired format. The NASA 36-Bit format is generated by flip-flop DCC. This flip-flop is clocked "true" at a 100 PPS rate at the beginning of each one-millisecond period. The reset time is determined by absence or presence of a binary one during each pulse period. If a binary "zero" is present (K, L and N outputs at zero), DCC reset enable occurs at plus one millisecond, and is clocked off on the next 1 KHz clock, producing a two-millisecond wide pulse. If a binary "one" is present, the reset enable is delayed until plus five milliseconds, producing a six-millisecond wide pulse.

During the last 50 milliseconds of each second, the output at A1 Pin 11 overrides the K, L and N multiplexers, producing a series of five binary one's, which is defined as the frame reference marker.



NASA 36-BIT TIME CODE (GENERAL)
(NASA 1 SECOND BCD TIME CODE)

1. **TIME FRAME:** 1 second
2. **CODE DIGIT WEIGHTING:** Binary Coded Decimal Time-of-Year CODE WORD — 30 binary digits. Seconds, minutes, hours and days; recycles yearly.
3. **CODE WORD STRUCTURE:** BCD: Word begins at INDEX COUNT 1. Binary-Coded Elements occur between POSITION IDENTIFIER ELEMENTS in 4-digit groups until the CODE WORD is complete. A CODE DIGIT occurs between decimal digits in each group to provide separation for visual resolution.
4. **LEAST SIGNIFICANT DIGIT:** Occurs first.
5. **ELEMENT RATES AVAILABLE:**
   a. 100 per second (basic Element Rate)
   b. 1 per second (Frame Rate)
6. **ELEMENT IDENTIFICATION:**
   a. "On-Time" reference point for each element is its leading edge.
   b. INDEX MARKER duration: 2 milliseconds (Binary zero or uncoded Element)
   c. CODE DIGIT duration: 6 milliseconds (Binary one)
   d. POSITION IDENTIFIER duration: 6 milliseconds
   e. REFERENCE MARKER: Five consecutive POSITION IDENTIFIERS followed by an INDEX MARKER.

   (The "On-Time" point, to which the CODE WORD refers, is the leading edge of the INDEX MARKER following the four POSITION IDENTIFIERS.)
7. **RESOLUTION:** 10 milliseconds (unmodulated); 1 millisecond (modulated).
8. **CARRIER FREQUENCY:** 1 kHz when modulated.

FIGURE 1

NASA 36-BIT ONE-SECOND TIME CODE

NASA DECODER (OSC LOGIC) (7)

This logic illustrates the four standard time base options available for the 9300. Refer to the top assembly drawing for the time base installed in this instrument.

NASA DECODER (MINOR TIME) (8)

This logic consists of a series of decimal counter units (DCU) which take the 1 MHz clock from (7) and divides it by one million to provide six decades of BCD clock terms, microseconds through tenths of seconds.

Also contained are buffers for the four standard pulse rates and a one-shot for providing the sample time strobe pulse for the parallel outputs.

NASA DECODER (MAJOR TIME) (9)

This logic consists of a series of divide-by-ten and divide-by-six DCU's which which permute this 1 PPS clock (cUSC) from (8) into nine decades of BCD time-of-year. The hours counters are reset to zero at the end of 23 hours by one-shot RHC.

In the read mode, the Major Time counter is preset to the decoded contents of the input code (SF1, 2, 4, 8) by nine strobe terms, $\overline{\text{SUSC}}$ through $\overline{\text{SHDC}}$ from the decoder (3). In the generate mode, these counters are preset to the contents of the thumbwheel switch on the front panel via the load terms $\overline{\text{SUSC}}$* through $\overline{\text{SHDC}}$*.

NASA DECODER (DISPLAY DRIVERS) (10)

This logic consists of nine four-to-seven-line decoders and current limiting resistor packs. The BCD outputs of the major time counter (9) are converted to the seven-line format required to drive the front panel display.

INTERFACE (11)

This drawing interfaces the front and rear panels with the logic boards contained within this instrument.

LED DISPLAY (12)

This logic consists of nine seven-segment light-emitting diode display units which convert the seven-line outputs from (10) into a visual time display, representing generated or decode time-of-year in seconds, minutes, hours and days.

POWER SUPPLY (49)

The Power Supply furnishes regulated ±15V DC and +5V DC to the unit. The ±15V DC regulators are integrated circuit regulators with internal fault protection. The +5V DC regulator employs and LM305 voltage regulator and is of the switching type.

The LM305 is essentially an operational amplifier with a built-in Zener reference. When the voltage on pin 6 falls a few millivolts below that of the internal reference, Q1 and Q2 are turned off and the voltage on A1-6 rises above the reference level. L1 tries to maintain constant current flow and current begins to flow through CR2. This continues until Q1 and Q2 are again turned on and the cycle is repeated.

The switching regulator is thus an efficient method of obtaining constant 5V DC from an unregulated source, since power is dissipated in Q1 only when it is on or changing states.

For 5 volts from a 23V source, Q1 is on approximately 25 percent of the time. Q3 and Q4 provide short circuit protection by forcing the regulator to decrease the output voltage when the current through R7 becomes excessive. When the output voltage becomes too high, CR5 conducts and CR6 is turned on. The current limit circuit then shuts down the regulator.

OPTIONS

Described in the following paragraphs are some (but not all) of the options and capabilities which are available. For instance, Control Functions and/or Binary seconds can be encoded and inserted into the serial code formats or translated from the input codes. These particular capabilities, although not listed would most likely be used in conjunction with one or more of the other options.

ADVANCE/RETARD (20) (OPTION)

When in the generator mode of operation this assembly, in conjunction with front panel switches, allows the operator to slew the internally generated update clock in order to align it with an external reference signal.

EXTERNAL START (25) (OPTION)

Allows the unit to be started "on time" from an external WWV TICK signal or a DC pulse.

17 BIT BINARY CONVERTER (27) (OPTION)

Provides parallel buffered 17 bit Binary outputs (seconds, minutes, hours) of the major time counter. 10 bits of Binary milliseconds can also be provided.

SLOW CODE (29) (OPTION)

Converts parallel BCD information (Major Time), in conjunction with a front panel switch, to a bi-level 5 rate serial Slow Code format.

PARALLEL OUTPUTS (30) (OPTION)

Provides parallel buffered BCD outputs of the major and or minor time counter contents. Also provides for other output timing signals and for external control of the Time Code Translator (e.g. Tape Search Control) if required.

SECTION VI
MAINTENANCE

The 9300 Time Code Generator/Translator utilizes integrated circuits. There are no moving parts or parts with limited life. There is no periodic maintenance required for the unit under normal conditions. If the unit is exposed to unusual operating conditions such as high dust or high humidity environments, or if the unit is dropped or otherwise damaged, it may be necessary to perform certain inspections and/or repairs.

If it is necessary to inspect the unit, the following should be considered:

1. Always disconnect AC power before removing the instrument cover. To remove the cover, simply remove the screw at the rear panel and slide the cover off to the rear.

2. Make a thorough visual inspection of all circuitry and wiring.

3. Check for physical integrity of all components. Look for burned or cracked components, loose physical damage, leakage of insulation compounds or general physical damage. To aid in overall maintenance and repair, each integrated circuit is mounted in an individual modular socket. Removal or replacement is therfore convenient and easy.

   It should rarely be necessary to replace an integrated circuit; however, if replacement is attempted, be sure that all component leads enter the socket and that no leads are bent under the component or extended out from the socket.

   Check to see that all IC's are firmly mounted in the socket so that good electrical contact is made.

4. Check all switches and connectors for loose or broken wires.

5. If the internal component surfaces and components have an excessive amount of dust deposited on them, use a soft brush and a low pressure stream of air to remove any foreign material.

CAUTION

Do not clean PC boards or small internal components with a stiff brush or solvents since damage to the circuits may result. A high powered vacuum cleaner device should not be used on small internal components.

6. Wipe the external surfaces of the instrument with a soft damp cloth to remove dirt, fingerprints and other foreign material.

7. Replace the cover and reconnect the AC power and input connector. Check operation. If performance does not match or exceed the specifications listed, corrective maintenance is in order.

Printed Circuit Board Repair

Removal and insertion of IC components can be easily made as described above. Should it be necessary to replace conventional components which are soldered to the circuit board, cut the leads of the part near the lead holes. Using a low power (50 watts or less) soldering iron, apply heat sparingly to each cut lead. As soon as the solder melts, slip the lead from the hole and clean the hole with a tooth pick. Clean the board surfaces with isopropyl alcohol. Form the tinned leads of the replacement part and insert in cleaned holes, trimming the leads to extend 1/16-inch beyond the back surface of the board. Only 63/37 solder with a maximum

diameter of 1/16 inch should be used. Solder the leads to the board and use a hemostat, long nosed pliers, or other heat sink on the leads of all semiconductor devices and quarter-watt resistors. Allow the soldered junction to cool before removing the heat sink.

WARNING

Dangerous high voltages are present in the unit. Use caution at all times when the protective cover is removed.

SECTION VII

LIST OF DRAWINGS

1.	Top Assembly	9300-7323
2.	AGC (1)	16085 A-16085
3.	NASA Decoder (2) (3) (6) (7) (8) (9) (10)	16446
4.	Switch & Control Logic (11)	9300-8715
5.	LED Display (12)	16447
6.	Shaper Modulator (15) (15A)	17056 A-17056
7.	Power Supply (49)	16280 A-16280
8.	S/H Register (51) (52)	16989 A-16989
9.	I/O Control (50) (50A) (50B)	18180 A-18180

LTR	DESCRIPTION	DATE	APPROVED



REAR VIEW ROTATED 180°



5. SWITCH & CONTROL LOGIC 9300-8715
4. WIRING DIAGRAM 804040
3. WIRE LIST 809349 (UNIT)

J6 - AC POWER
J5 - I/O CONTROL
J4 -
J3 - PULSE RATE OUTPUTS
J2 - CODE OUTPUT } NASA 36
2. J1 - CODE INPUT }
1. SLIDES & MOUNTING BRACKETS ARE OPTIONAL

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM INC AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PERMITTED BY CONTRACT

TITLE: TIME CODE GENERATOR/TRANSLATOR

DRN LUCAS 2-24-84 CHK ENG MFG NONE

Datum Inc
1363 S. STATE COLLEGE BLVD
ANAHEIM, CALIFORNIA 92806

C 9300-7323

SCALE NONE WT 11160 SHT 1 OF 2 REV



THIS DATA IS CONFIDENTIAL TO DATUM INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT

C	9300-7323
	SHT 2 OF 2


REVISIONS
LTR
DESCRIPTION
DATE
INVERT SIGNAL
AGCP
FILTER
AGCF
AGC
AS1
Q1 2N3904
Q2 2N5457
Q3 P1087E
Q4 P1087E
Q5 P1087E
Q6 2N3565
A1
A2
A3
A4
A5
CR1 1N914A
CR2 1N5234A 4.8V
CR3 1N914A
-5V*
+5V
-Vs
+V
10085

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	ADDED C22	9-27-72	R. F.
B	ADDED R20 TO SCHEMATIC +E WAS +Vs	1-27-73	[illegible]
C	Q3,4,5 WERE 2N4342	4-13-73	K. J.
D	ADDED C11A & C11B	7-13-73	[illegible]
E	Q1 WAS 983703	9-12-73	[illegible]
F	C12 & C13 WERE 1μf	9-11-73	[illegible]
G	R3 WAS TO +E, ADDED E1	11-26-73	[illegible]
H	ADDED ⚠6	7-7-79	[illegible]







⚠2. C17 IS 27μf 10V, R27 IS 4.7M

C1 IS .001μf

TO +15 OR +5V AS REQUIRED

[illegible] CONNECTED TO INVERT SIGNAL – [illegible] MODE

[illegible] PARALLEL OUTPUT SCHEM FOR PIN NUMBER

[illegible] FOR REMOTE OR HIGH SPEED OPERATION

LM7405	NATIONAL	A5
μA749	FAIRCHILD	A1, A4
LM311H	NATIONAL	A2, A3
PART NO	MFR	REF

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT

TITLE

AGC

(1A)

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
—	REMOVED EXET FROM SHIELD	1-4-79	STEVE



REF A/W NO 170574

NOTES: UNLESS OTHERWISE SPECIFIED

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL: .XX ±.03 .XXX ±.010 ANGLES ±1/2°

TITLE
ASSEMBLY AID
AGC

DWN	MILES	DES	KF	B	A-16035
CHK		ENGR			
SCALE		FSC	31160	SIZE	SHT 1 OF 1

Datum Inc.
170 E. LIBERTY AVE.
ANAHEIM, CALIFORNIA


REVISIONS
LTR DESCRIPTION DATE APPROVED
+5V
R4 2K
R2 5.6K
READ
E28
REV
E46
1WD
FWD
E27
R3 2K
INV
E32
R5 2K
AGCP
E29
E23
DF1
DF2
DF3
H1
H2
H3
H4
H5
F1
F4
F5
F8
J1
J2
J3
J4
J5
FSD
SFS
BIC1
BIC2
BIC4
BIC8
SF1
SF2
SF4
SF8
ØA*
ØB*
ØC
R1 5.6K
R6 33K
C1 1000PF
R7 1K
R20 5.1K
IMHZ
CMISC
IFSC
E33
E39
E21
IKS
C7 4.7UF
C8 .1UF
C9 4.7UF
C10 .1UF
C11 4.7UF
C12 .1UF
C13 4.7UF
C15 4.7UF
C16 4.7UF
C17 .1UF
C18 4.7UF
C19 .1UF
7 C0251 W/FINE ADJUST
6 CRYSTAL OSC
5 S-M-H-D
4 EXT OSC
3 10MHZ CRYSTAL OSC
2 C0251 OSC
1 C0231 OSC
— BASIC S-M-H
NASA DECODER
(DECODER LOGIC)
Saturn inc.
B 16446 E
SCALE NONE
SIZE 31160
SHT 1 OF 7
NOTES UNLESS OTHERWISE SPECIFIED


REVISIONS
LTR
DESCRIPTION
DATE
APPROVED
SEE SHT 4
ECD
ECS
J7
J6
R21
220Ω
ERROR*
E30
FB∞
E31
E44
FRP*
N-DCC
DF2
J5
eECD*
LOS
E50 E51 E52
+5*1
H7
ECD
msc4
SEC
F2
J9
J6
E33 E35 E36 E37
EC1 EC2 EC4 EC8
FS*
J6
FS
SEC*
E22
FWD
H6
SEC
tsc1
tsc2
tsc4
tsc8
H6
D6
SUSC
STSC
SUMC
STMC
SUHC
STHC
SUDC
STDC
SHDC
REC1
J8
REC2
J8
tsc8
ØB*
+5*1
J6
H3
J4
FWD
C4
1000 PF
R12
33K
+5V
DSP
T≈
10μSEC
H5
DF3
H5
SEC
FWD
H8
H8
H9
hsc1
hsc4
hsc8
+5V
R8
1K
E26
START
+5V
R9
1K
E34
OFB
+5V
R10
2K
+5*
C2
4.7MF
+5V
R11
2K
+5*1
C3
4.7MF
hsc2
READ
H6
WITH SYNC GEN OPTION, CUT ETCH BETWEEN E51 & E52, JUMPER E51 TO E50
NOTES: UNLESS OTHERWISE SPECIFIED
TITLE
NASA DECODER
(SYNC MODE)
3
DWN D.L.A. 11/22/
CHK
SCALE NONE
DES
ENGR
MFG
Datum Inc.
170 E. LIBERTY AVE.
ANAHEIM, CALIFORNIA
B
16446
E
SIZE
SHT 2 OF 7
REV


REVISIONS
LTR
DESCRIPTION
DATE
APPROVED
NASA DECODER
(ENCODER)
Datum Inc.
370 E. LIBERTY AVE.
ANAHEIM, CALIFORNIA
D.L.A
12/18
NONE
B
16446
F
SHT 3 OF 7
F1
F2
F3
F4
F5
F6
F7
F8
E1
E2
E3
E4
E6
H7
H8
I5
N-DCC
tsc8*
tsc9*
hsc4*
hsc5
hsc1*
msc8*
N-DCC

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	R3 WAS TO GND, J4-3 & 4 WERE NOT USED PER CO# 2181	5-12-75	PAL
B	ADDED R20, 21, J4-10 & 11 WERE NOT USED PER C.O. 5553	12-17-76	TC
C	ADDED NOTES PERTAINING TO SYNC GEN OPTION	11-22-77	B.W.
D	ADDED E47-56 R21 & CR1 PER CO 4068	2-21-78	TC
E	REVISE PER C.O. 73722	2-12-79	L.S.





NOT USED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL: .XX ±.03 .XXX ±.010 ANGLES ±1/2°

TITLE: NASA DECODER (TIME BASE) ⑦

DWN D.L.N 12/21 | DES | CHK | ENGR | SCALE NONE | FSC 31160

datum inc. 1363 S. STATE COLLEGE BLVD. ANAHEIM, CALIFORNIA 92805

B | 16446 | E

SIZE | SHT 4 OF 7


5
4
3
2
1
REVISIONS
LTR
DESCRIPTION
DATE
APPROVED
- 6 ASSY
+5V
R13
5.6K
E2
(11) HOLD
+5V
(7) 1MHZ
C10
D10
C9
D9
C8
(2) FWD
(3) FS
(12) CUSC2
E3
mSC1
mSC2
mSC4
mSC8
tSC1
tSC2
tSC4
tSC8
D7
D8
J4
CUSC
(2) IKS
E8
E13
1KPPS
E14
100PPS
E15
10PPS
E16
1PPS
E17
STROBE
C5
1000PF
5T
T≈1.5MS
E7
E18
E20
E19
WHEN SYNC GEN OPTION IS INSTALLED ALL-6 TERMS ORIGINATE ON (15)
TERM USED WITH ADVANCE/RETARD OPTION; ETCH CUT BETWEEN C10-5,6
NOTES: UNLESS OTHERWISE SPECIFIED
PART NO.
MFR
REF
THIS DATA IS CONFIDENTIAL TO DATUM INC AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED IN CONTRACT
TITLE
NASA DECODER
(8) (MINOR TIME)
DWN D.L.A
CHK
SCALE NONE
DES
ENGR
FSC 31160
datum inc.
1363 S. STATE COLLEGE BLVD
ANAHEIM, CALIFORNIA
B
16446
SHT 5 OF 7


5
4
3
2
1
REVISIONS
LTR
DESCRIPTION
DATE
APPROVED
NOTES: UNLESS OTHERWISE SPECIFIED
THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT
TITLE
(9) NASA DECODER
(MAJOR TIME S-M-H-D)
datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92805
DWN D.L.A.
CHK
SCALE NONE
FSC 31160
B
16446
SHT 6 OF 7

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED



⚠1 A1-A9 ARE 220Ω, 1/4 W RESISTOR PACKS

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL .XX ± .03 .XXX ± .010 ANGLES ± 1/2°

TITLE: NASA DECODER (10) (DISPLAY DRIVERS)

DWN D.L.A	1/78	DES	
CHK		ENGR	1/79
SCALE NONE		FSC 31160	

datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

SIZE	DWG NO	REV
B	16446	E
	SHT 7 OF 7	


FILTER SW
IN
OUT
IFSC (2)
MODE SWITCH
HOLD *
GEN
READ *
(15A)
TIMESET
(3) +5*
C
SF1*
SF2*
SF4*
SF8*
(2) (29B)
SLOW CODE
START
GEN
START (3) (15A)
REFER TO CABLING DIAGRAM 804214
(50)
SEC*
E34 OFB
E36 EC1
E35 EC2
E37 EC4
E38 EC8
(3)
J1
CODE IN (NASA 36)
AC IN
GND
(1)
J2
(15) AC CODE
GND
E6
CODE OUT (NASA 36)
J3
(8) 1KPPS E13
100 PPS E14
10PPS E15
1PPS E16
PULSE RATE OUTPUTS
(2) 1KS — CTMSC
FREEZE — FREEZE (50) (51)
WD1* — WD1*
WD2* — WD2*
(52) INRPCLK — INRPCLK (50A)
(3) ECS — ERRFLG (52)
(1) AST — LOS (52)
(50A) READ — READ (2) (3)
(2) READ — FB ∞ (3)
(2) AGCF — AGCF (1)
(8) CMSCB — CDSTB (51)
(3) +5* — +5* (14A)
(3) ERROR* — ERROR* (12) (DP9)
(6) N-DCC — E7 DCC (15)
(15) HOLD — HOLD (6)
DECADE
SETUS — SUSC*
SETTS — STSC*
SETUM — SUMC*
SETTM — STMC*
SETUH — SUHC*
SETTH — STHC*
SETUD — SUDC*
SETTD — STDC*
SETHD — SHDC*
HOLD*
(9)
POL
INV (2)
DIR
REV (2)
POL
1 +
2 -
DIR
1 FWD
2 REV
ANY TERM REFERENCED TO THIS DRAWING AND NOT SHOWN HERE IS NOT USED IN THIS CONFIGURATION
NOTES: UNLESS OTHERWISE SPECIFIED
REVISIONS
DESCRIPTION
SWITCH & CONTROL LOGIC
(9300-7323)
(11)
LUCAS
B
9300-8715
Datum Inc.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	HP 5082-7650 WERE HP 5082-7750	6-19-77	



-3 DS1-9 ARE FAIRCHILD FND-507
-2 DS1-9 ARE MONSANTO MAN6A
1. DS1-9 ARE H/P 5082-7650
NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL: .XX ± .03 .XXX ± .010 ANGLES ± 1/2°

TITLE: LED DISPLAY

(12)

DWN D.L.A. 1/13/74 | DES | CHK | ENGR | SCALE NONE | FSC 31100

datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

B | 16447 | A

SIZE | SHT | OF | REV

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED







N8280A	SIGNETICS	D1, E1, F1, H1, J1, K1, L1, M1,
N7408A	SIGNETICS	E2, F2, H2, J2, K2, L2, M2, N2
N7437A	SIGNETICS	B1
SN74123N	TI	D2
PART NO	MFR	REF. DES.

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

S/H REGISTER

(51)

DWN	BLS	12/14/70	ECO
CHK			
APPROVED			

Datum inc.

B 17055

NOTES: UNLESS OTHERWISE SPECIFIED



Δ SEE TOP ASSEMBLY FOR CONNECTOR NUMBER

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

TITLE
(52) S/H REGISTER
PARALLEL OUTPUTS

datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

DWN BLS 12/14/71
CHK
MFG
MATL NONE

17055

SHT 2 OF 2



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
TOL: XX = .03
XXX = .010
ANGLES = 1/2°

TITLE
SHAPER MODULATOR
17056

DWN		DES	
CHK		ENGR	
SCALE	NONE	PRD	31160

Datum Inc.
170 E. LIBERTY AVE.
ANAHEIM, CALIFORNIA

SIZE	DWG	REV
A	A 17056	
	SHT 1 OF 1	

REVISIONS			
LTR	DESCRIPTION	DATE	
A	CA WAS 948901 SELECTED PER	6-22-73	
B	CHANGED A2 FROM CO 3576	6-24-77	
C	ADDED -18 ASSY & NOTE 11 PER CO 73182	7-13-79	LS

EXT. DC PWR

F2 2A, SB

S1

E1

CR1 IN4720

E2

(11) 'B' OPTION

FRONT PANEL

220V 1

T1

115V 2

115/220V

F1 1A, SB

C101 .01μf

C102 .01μf

7

8

CR51 VS447

E5 +23V (1.5Ω)

C1 5800μf 40V

R1 4.7K

LOW 3

NORM 4

HIGH 5

COMMON 1

9

COMMON 2

R14 470K ½W

C12 60μf 350V

+175V .03a

10

E3

6

CR52 VS447

USED ON -2,-4,-6,-8 ASSY.

-7	+5V ± 15V	C12, CR52, R14	956116
-6	+5V ± 15V +175V	C12	956038
-5	+5V, 12V, -15V	SEE NOTE 5	956062
-4	[illegible]		956033
-3	+5V, ±15V	C12, CR52, R14	956082
-2	+5V, 12V	A3, A5, C8, C9, C10, C11, CR7, CR8	956068
-1	+5V	A2, A3, C8, C9, C10, C11, C12, CR7, CR52, R11, CR8	956052
		COMP'S NOT USED	

15	+5V, +10V, -9V	C12, CR2, R14	956082
12	+5V, 115V, -15V	C12, CR52, R14	956082
11	+5V ± 12V	C12, CR52, R14	956082
	[illegible] 16742		
3	+5V, ±8V	C12, CR52, R14	956082
2	[illegible]		
8	[illegible]	C12	956038
		COMP NOT USED	MASTER USED

NOTES: UNLESS OTHERWISE SPECIFIED

TITLE: POWER SUPPLY

(49)

Celatom Inc. 1363 S. STATE COLLEGE BLVD. ANAHEIM, CALIFORNIA 92803

16280


REVISIONS
LTR DESCRIPTION DATE
123V INPUT
E4
L1
956045
Q1
TIP35A
Q2
2N2905A
R2
68Ω
CR2
MR820
R3
750K
R4
22Ω
A1
R7
.1Ω, 3W
CR3
IN914A
R6
47K
R5
47K
Q3
2N3645
Q4
2N3565
C6
.022μf
100V
C4
47μf
35V
C5
.1μf
10V
CR5
IN752A
5.6V
R12
68Ω
R13
100Ω
C7
.1μf
10V
CR6
MCR106-1
+5V
COMMON
R11
3.3K
R10
1K
R9
6.8K
C8
4.7μf
35V
CR7
IN4934
C9
4.7μf
35V
CR8
IN4934
A2
C10
4.7μf
35V
C11
4.7μf
35V
-15V
A3
+15V
USED ON 3,-4,-5,-6,-7,-8,-11,&-12 ASSY ONLY
NOTES: UNLESS OTHERWISE SPECIFIED
1. +12V CIRCUIT WHEN -A ASSY USED.
2. -10 ASSY: A3 IS 7808, A2 IS 7908CP.
3. -5 ASSY: BASIC OUTPUT IS +12V, -10 ASSY OUTPUT IS ±8V
-5A ASSY: A3 IS UGA7812393 OR MC7812CP
4. A3 IS UGA7905393 OR MC7815CP
5. A2 IS MC7915CP OR 7915UC
A3 IS LM105
6. RESISTORS ARE 1/4W 5%
7. -10 ASSY: A3 IS 7808, A2 IS 7908CP.
8. -5 ASSY: BASIC OUTPUT IS +12V, -10 ASSY OUTPUT IS ±8V
-5A ASSY: A3 IS UGA7812393 OR MC7812CP
9. -11 ASSY: A2 IS MC7912CP A3 IS MC7812CP
10. -12 ASSY: A2 IS 7915UC
11. -13 ASSY: A2 IS LM7909CT; A3 IS LM7810CT
REGULATOR
Datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92803
12280


REVISIONS
LTR DESCRIPTION DATE APPROVED
B REVISED A2 CO 3576
4 PLCS 69 73 74
62
56
69 73 74 77 81
68 2 PLCS
72 2 PLCS
58 2 PLCS
69 73 74 77 79
69 75 74 73 76
69 74 73 76
41 43
45
69 73 74 77 79 82 78 14 73 76
4 PLCS 69 73 74
55
70 4 PLCS 57
73 74 80
61
59
Q1
C4
CR1
R1
CR51
C1
T1
F1
J1
POWER SUPPLY
SIZE
B
NOTES: UNLESS OTHERWISE SPECIFIED

LTR	DESCRIPTION		APPROVED





SHT 1 OF THIS ASSY IS "B" SIZE

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL .XX ± .03 .XXX ± .010 ANGLES ± 1/2°

TITLE: ASSEMBLY AID-REGULATOR

DWN [illegible] DES

CHK ENGR [illegible]

SCALE 2:1 FSC 33160

datum inc.
1363 S STATE COLLEGE BLVD
ANAHEIM, CALIFORNIA 92806

SIZE C | DWG NO A [illegible] | REV C

SHT 2

D C B A

LTR	DESCRIPTION	DATE	APPROVED
B	ADDED NOTE 2	8-25-82	DL/DR
A	REDESIGNED PER ECO T4508	4-21-87	DR



SN74LS196N	T.I.	U2,4,6,7,9,13,15,17,18,20,22
SN74LS153N		U3,5,8,10,14,16,19,21
SN74LS123N		U23
SN74LS37N		U11
SN74LS04N	T.I.	U1
PART NO.	MFR	REF. DES.

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

TITLE: S/H REGISTER (LOW POWER)

51

DRAWN BLS 8/12/76 | CHK | ENGR 8/76 | SCALE NONE

Datum inc
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA

B | 16989 | B

SHT 1 OF 2

-4 ts TERMS
-3 hs TERMS
-2 ms TERMS
-1 DAYS

2 BCD TERMS ORIGINATE ON 13 IF CODE SELECT INSTALLED

1. ALL UNUSED TERMS WILL BE GROUNDED AT 74LS153 INPUTS

NOTES: UNLESS OTHERWISE SPECIFIED



L	≤0.8 VDC
H	≥2.4 VDC

DATA		WORD	TIME
L	L	0	ALL OUTPUTS LOW
L	H	1	HR2 ↔ S1
H	L	2	DAY800 ↔ HR4
H	H	3	MSB00 ↔ MS1

WORD FORMAT

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	BIT #
	WORD 0
HOURS: 21 / MINUTES: TENS 421, UNITS 8421 / SECONDS: TENS 421, UNITS 8421	WORD 1
DAYS: HUNDREDS 8421, TENS 8421, UNITS 8421 / HOURS: TENS 21, UNITS 8421	WORD 2
LOS, ERROR / MILLISECONDS: HUNDREDS 8421, TENS 8421, UNITS 8421	WORD 3

(52) S/H REGISTER (DATA MULTIPLEXERS)	B	16989	B
THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.	SIZE	SHT 2 OF 2	REV

LTR	DESCRIPTION		APPROVED



1. PC BOARD 171791

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM INC AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
.XX ± .03
TOL .XXX ± .010
ANGLES ± 1/2°

TITLE: S/H REGISTER

DWN		DES IC	5/79/K
CHK		ENGR	
SCALE 2:1		FSC 31160	

datum inc.
1363 S STATE COLLEGE BLVD
ANAHEIM, CALIFORNIA 92806

SIZE	DWG NO	REV
C	A-16981	B
	SHT 1 OF 1	

5	4	3	2	1

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED





NOT USED

N7486A	SIGNETICS	U10,11,20,21,22
899-1-R2K	BECKMAN	U12
SN74LS197N	T.I.	U5
SN74LS86N		U2,13
SN74LS74AN		U18
SN74LS32N		U16
SN74LS14N		U1
SN74LS10N		U8
SN74LS04N		U7
SN74LS00N		U6,17
SN74LS157N		U3,4,15
SN74LS123N	T.I.	U9,14,19
PART NO	MFR	P.C.

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

TITLE: I/O CONTROL

DRN LARRY 1/6/81 | CHK | APP | DATE

Datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

SIZE B | 18180

SCALE | WT | SHT 1 OF 1 | REV


REVISIONS
LTR
DESCRIPTION
DATE
APPROVED
STB
SETFRZ
SETWD2
SETWD1
50A
R9T*
SEQSTB*
U5
FREEZE
WD1*
WD2*
U7
U8
U17
R1
20K
+5V
C5
330Pf
R2
6.8K
C6
330PF
DFLG
T≈
3μSEC
FLG
T≈
1μSEC
FLG1
U18
U19
STB+DRVCD*
+5*
2K
U12-3
C12
.01μf
FLGDC
FLGPULSE
POL
FLAG
U10
U16
DRCVD
RST*
STB*
U12-10
U12-11
U12-12
U12-2
U12-8
U12-1
DATNOO
DATNO1
DATNO2
DVCMD
DATRCVD
RESET
U1
U2
U13
DATNOO*
DATNO1*
DATNO2*
STB
DRCVD
RST
POL
E3
GND. TRUE
POS. TRUE
E1
E2
DATA POLARITY SELECT
1. ALL RES. ARE 2K (RES.PACK)
NOTES: UNLESS OTHERWISE SPECIFIED
THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.
TITLE
I/O CONTROL
(DATA CONTROL)
DWN LARRY 1/5/81
CHK
SCALE NONE
DWG 21179
Datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92805
B
18180
SHT
OF
REV


REVISIONS
LTR DESCRIPTION DATE APPROVED
DATNO0*
DATN01*
DATN02*
STB
U3
U4
SETFRZ
SETWD1
SETWD2
DRSTB
SEQ
U13
U15
DRCVD
U16
STB+DRCVD*
SEQSTB*
DRCVD*
+5V
R3
6.8K
C7
330PF
INT CLK T≈ 1μS
U14
INRPCLK
U12-5 2K 2K U12-4
U6
STB
STB*
JMPR 1
SELECTED TIME SEQUENCE
JMPR 2
DEMAND TIME SEQUENCE
R6
5.6K
R5
10K
Q1 2N3643
C10 4.7μF 35V
RST
U7
RST*
DRCVD
AUTO
U17
DRSTB
R4
11K
R8
2K
C8
1000PF
C9
FLAG
U9
AUTO SEQ
JMPR 3
AUTO SEQ T≈ 5μS
R7
6.8K
C11
330PF
SEQ T≈ 1/4SEC
ADD CAP FOR SLOWER AUTO SEQ. TIME
AUTO SEQUENCE MODE (DEMAND TIME/SELECTED TIME) INSTALL JMPR 3 ALSO
3. DEMAND TIME INTERRUPT SEQUENCE (INSTALL JMPR 2)
2. SELECTED TIME INTERRUPT SEQUENCE (INSTALL JMPR 1)
1. DEMAND/RESPONSE MODE (NO JUMPERS INSTALLED)
NOTES: UNLESS OTHERWISE SPECIFIED
TITLE
I/O CONTROL
(MODE CONTROL)
DWN LARRY 1/6/81
CHK
DES
SIZE B
18180
datum inc.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED



NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL: .XX ± .03 .XXX ± .010 ANGLES ± 1/2°

TITLE: I/O CONTROL (DATA OUTPUTS)

DWN LARRY 1/6/81 | DES | CHK | ENG | MFG

SCALE NONE | FSC 31160 | SIZE B | 18180 | SHT ... OF ... | REV

Datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA

LTR	DESCRIPTION	APPROVED





DETAIL A
(TYPICAL 3 PLC'S)

DETAIL IB

P.C.I 171726

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL. .XX ± .010 .XXX ± .005 ANGLES ± 1/2°

TITLE: I/O CONTROL

datum inc.
1363 S STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

DWN	IC	DES	IC
CHK		ENGR	
SCALE	2/1	FSC	31160

SIZE C | SHT 1 OF 1 | REV

SECTION VII
LIST OF MATERIALS

The following terms are used on the materials lists form. Their specific usage is explained below to aid in using the included information for replacement part logistics.

a. ITEM — A numeric listing of each part or component comprising each assembly.

b. STOCK/PART Number — Each part or component is identified by its DATUM stock number or original manufacturer's part number. A DATUM stock number is used when the part is maintained in DATUM's stock inventory. The manufacturer's part number is used when the part is not maintained in inventory.

c. DESCRIPTION — Each part or component is identified by its descriptive nomenclature.

d. MFR/SPEC —Each part or component availability source is listed. Those items identified with DATUM stock numbers show "DATUM". Those not in inventory (and listed by original manufacturer's part number) show the original manufacturer.

e. QTY — The quantity of each item utilized in the assembly.

f. REF. DES. —Identification of the part or component as indicated on the support schematic drawing.

g. UNIT COST, LOT TOTAL —For customer use, as desired.

1.	Time Code Generator/Translator	9300-7323
2.	AGC	16085
3.	NASA Decoder	16446-156
4.	LED Display	16447-1
5.	Shaper Modulator	17056
6.	Power Supply	16280-3
7.	S/H Register	16989-1234
8.	I/O Control	18180

DATE: 11-3-83
DRAWN: GH
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY
REV

TITLE: TIME CODE GEN/TRANS
ASS'Y NO: 9300-7123
SHT / OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
1	SK9300-7123	SHIPPING KIT	DATUM	1			
2							
3	1202-0102	SWITCH SPDT	-	4			
4	1204-3903	- P/B	-	10			
5	1206-5112-N	- ROTARY	-	1			
6	- -5116-N	- -	-	1			
7	1212-2606-1	- T/W	-	1			
8	1299-2656-1	BAND HARDWARE	-	1			
9	1704-1002	CONNECTOR BNC	-	2			
10	- -1625-6R	- 6P	-	1			
11	1792-1855	CONTACT SOCKET	-	6			
12	1795-0001	WASHER	-	2			
13	- -0002	-	-	2			
14	2325-2005	FASTENER	-	2			
15	2524-5010	KNOB	-	2			
16							
17	170979A	PC BOARD STA	-	1			
18							
19	700362	CTR SUPPORT STA	-	1			
20	700364-2	COVER STA	-	2			
21	700546	STIFFENER STA	-	1			
22	703335-1	BUTCH PLATE STA	-	1			
23	703995	MTG BRKT STA	-	2			
24	704757-2	SIDE GUSSET STA	-	2			
25	704899-1	REAR PANEL STA	-	1			
26	705850	FRONT - STA	-	1			

NOTES:

INTERGRAPHIC SACCUPRESS

DATE: 11-3-83
DRAWN: QHL
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY

TITLE: TIME CODE GEN/TRANS

ASS'Y NO: 9300-7123

SHT 2 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
27	705866-3	LENS STR	DATUM	1			
28	705963	COVER PLATE	-	1			
29	707349-1	BUTCH - STR	-	1			
30							
31	931500	HANDLE STR	-	2			
32							
33	15298	SCOW CODE STR	-	1			
34	16085-1	AGC	-	1			
35	16280-3	POWER SUPPLY STR	-	1			
36	16549-1	DISPLAY STR	-	1			
37	18066-1	IRIG ENCODER	-	1			
38	18083-123	PARALLEL OUTPUT	-	1			
39	18204-1	BASIC	-	1			
40	17468-1	GENERATOR	-	1			

NOTES:

BISHOP GRAPHICS/ACCUPRESS
REORDER NO. A1950R

DATE: 3-6-75
DRAWN: RHE
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY:

TITLE: AGC

ASS'Y NO: 16085

H

1 of 3

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.
1	0102-0330	RESISTOR 33Ω ¼W 5%	DATUM	1	R10
2	" -0910	" 91Ω " "	"	1	R3
3	" -0391	" 390Ω " "	"	1	R4*
4	" -0511	" 510Ω " "	"	1	F18
5	" -0561	" 560Ω " "	"	1	R17
6	" -0102	" 1K " "	"	7	R21,22,26,33,38,43,45
7	" -0122	" 1.2K " "	"	1	R37
8	" -0152	" 1.5K " "	"	1	R30
9	" -0202	" 2K " "	"	1	R46
10	" -0272	" 2.7K " "	"	3	R25,32,39
11	" -0302	" 3K " "	"	1	R31
12	" -0512	" 5.1K " "	"	8	R4,8,12-14,20,34,40
13	" -0682	" 6.8K " "	"	1	R29
14	" -0752	" 7.5K " "	"	1	R16
15	" -0103	" 10K " "	"	7	R5-7,11,28,36,41
16	" -0183	" 18K " "	"	1	R24
17	" -0473	" 47K " "	"	1	R23
18	" -0753	" 75K " "	"	1	R19
19	" -0124	" 120K " "	"	4	R2,9,15,35
20	" -0274	" 270K " "	"	1	R47
21	" -0105	" 1M " "	"	3	R1,27,42
22	0104-0221	" 220Ω ¼W "	"	1	R48
23					
24	0220474	CAPACITOR .47μF 35V	"	2	C9,8
25	" -0105	" 1μF "	"	6	C2,15,16,19-21
26	" -0475	" 4.7μF "	"	5	C3,12,13,17,18

NOTES:

DATE: 3-6-75
DRAWN: GKE
CHK:

MATERIAL LIST

Datum inc.

JOB NO:
QUANTITY:

TITLE: AGC

ASS'Y NO: 16085

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.
27	0220-0107	CAPACITOR 100Mf 10V	DATUM	1	C14
28	0221-0221	" 220Mf 4V	"	2	C11A, 11B
29	0225-0471	" 470PF	"	1	C12
30	" -0152	" 1500PF	"	1	C10
31	0226-0100	" 10PF	"	1	C6
32	" -0470	" 47PF	"	1	C9
33	" -0103-1	" .01Mf 100V	"	1	C7
34	" -0203	" .02Mf "	"	1	C5
35	" -0104-1	" .1Mf "	"	1	C1
36					
37	0301-7405	FC N7405A	"	1	A5
38	" -7749	" X6A7749393	"	2	A1,4
39	" -7311-H	" LM311H	"	2	A2,3
40					
41	0500-0306	DIODE 1N914A	"	2	CR1,3
42	0515-0705-1	" 1N705A	"	1	CR2
43	" -0752-1	" 1N752A	"	1	CR4
44					
45	0550-7705	TRANSISTOR 2N3565	"	1	Q6
46	0555-6600	" 2N3645	"	1	Q7
47	0570-1087	" P1087E	"	3	Q3-5
48	" -8703	" U1487E	"	1	Q2
49	" -8704	" 2N8704	"	1	Q1
50					
51					
52					

NOTES:

DATE: 3-6-75
DRAWN: RME
CHK:

MATERIAL LIST

datum inc.

JOB NO.
QUANTITY:
TITLE: AGC
ASS'Y NO. 16085

11
3 3

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.
53	1708-3100-1	SOCKET 14P	DATUM	3	
54	" -8000	" 8P	"	2	
55					
56	170574-E1	PC BOARD STM	"	1	
57	170785-Mk	" STM	"	1	

NOTES:

DATE: 12-17-76
DRAWN: R. FLOCK
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY
TITLE: NASA 36 BASIS
ASS'Y NO: 16446-156

REV E
SHT 1 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.				REF. DES.	UNIT COST	EXT. COST	
1	0102-0221	RESISTOR, 220Ω, 1/4W, 5%	DATUM	1				R21			
2	" -0102	" 1K " "	"	3				R7,8,9			
3	" -0202	" 2K " "	"	6				R3,4,5,10,11,15			
4	" -0512	" 5.1K " "	"	1				R20			
5	" -0562	" 5.6K " "	"	4				R1,2,13,14			
6	" -0333	" 33K " "	"	2				R6,12			
7											
8	0220-0475	CAPACITOR 4.7uf @35V	"	9				C2,3,7,9,11,13,15,16,18			
9	0225-0681	" 680pf @100V	"	1				C6			
10	" -0102	" 1000pf "	"	3				C1,4,5			
11	0226-0104	" .1uf @ 10V	"	5				C8,10,12,17,19			
12											
13	0301-7H03	I.C. SN74H103N	"	3				F7, H2, J8			
14	" -7121	" SN74121N	"	1				E7			
15	" -7123	" SN74123N	"	2			*	D5, H5			
16	" -7151	" SN74151N	"	2			*	E6, H9			
17	" -7153	" SN74153N	"	5			*	E1-E5			
18	" -7157	" SN74157N	"	1			*	H4			
19	" -7192	" SN74192N	"	1			*	D8			
20	" -7194	" SN74194N	"	1			*	J3			
21	" -7400	" N7400A	"	3				D7, F5, J6			
22	" -7404	" N7404A	"	2				F4, J4			
23	" -7408	" N7408A	"	8				D3,4, E8, F6,8, H1,7,8			
24	" -7420	" N7420A	"	1				H3			
25	" -7432	" SN7432N	"	4				F1-3, H6			
26	" -7442	" N7442B	"	1			*	D6			

NOTES:

DATE: 12-17-76

DRAWN: R. FLOCK

CHK:

MATERIAL LIST

Datum inc.

JOB NO:

QUANTITY

REV E

TITLE: NASA 36 BASIC

ASS'Y NO: 16496-156

SHT 2 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.				REF. DES.	UNIT COST	LOT TOTAL
27	0301-7447	I.C. N7447B	DATUM	9			*	B1-9		
28	" -7474	" SN7474N	"	2				J1,7		
29	" -7486	" N7486A	"	1				J5		
30	" -8280	" N8280A	"	12				C1-3,5,7-10, D1,2,9,10		
31	" -8281	" N8281A	"	2				J2,9		
32	" -8288	" N8288A	"	2				C4,6		
33										
34	1301-0001	OSCILLATOR 1MHz	"	1						
35										
36	1708-3897	SKT 14P w/w	"	50						
37	" -3898	" 16P "	"	22			*			
38	2310-1591-B	MTG BLOCK	"	2						
39	170936 C	P.C. BD STK	"	1						
40										
41	0126-R220-2	RESISTOR CHIP 220Ω	"	9				A1-9		

NOTES:

DATE: 4-10-75
DRAWN: RHR
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY:
REV

TITLE: LED DISPLAY

ASS'Y NO: 16447-1

SHT 1 OF 1

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
1	1708-0036	HEADER	DATUM	2			
2							
3	" -3788	SOCKET	"	9			
4							
5	2205-0006	LED DISPLAY	"	9	DS1-9		
6							
7	170937 B	PC BOARD STA	"	1			

NOTES:

DATE: 12[illegible]-16

DRAWN: R. FLOCK

CHK:

MATERIAL LIST

datum inc.

JOB NO:

QUANTITY

TITLE: SHAPER MODULATOR

ASS'Y NO: 17056

SHT 1 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
1	0102-0100	RESISTOR, 10Ω, 1/4W, 5%	DATUM	2	R26,27		
2	" -0510	" 51Ω " "	"	1	R25		
3	" -0102	" 1K " "	"	3	R28,30,31		
4	" -0222	" 2.2K " "	"	1	R13		
5	" -0332	" 3.3K " "	"	1	R3		
6	" -0472	" 4.7K " "	"	1	R12		
7	" -0103	" 10K " "	"	5	R2,11,16,18,19		
8	" -0473	" 47K " "	"	3	R6,10,14		
9	" -0104	" 100K " "	"	1	R20		
10	0115-2052	" 20.5K " 1%	"	1	R8		
11	" -2262	" 22.6K " "	"	3	R4,5,9		
12	0159-5001	POT 5K	"	3	R7,15,17		
13							
14	0212-0222	CAPACITOR .0022uf@100V	"	2	C6,8		
15	" -0223	" .022uf "	"	2	C7,9		
16	0220-0475	" 4.7uf @35V	"	3	C1,3,5		
17	0225-0221	" 220pf @100V	"	1	C10		
18	0226-0104	" .1uf @ 10V	"	4	C2,4,11,12		
19							
20	0301-5558	I.C. N5558V	"	2	A17,18		
21	" -7400	" N7400A	"	1	A15		
22	" -7408	" N7408A	"	1	A16		
23	" -7432	" SN7432N	"	1	A8		
24	" -7486	" N7486A	"	1	A7		
25							
26							

NOTES:

BISHOP GRAPHICS/ACCUPRESS

DATE: 10-16-76

DRAWN: R. FLOCK

CHK:

MATERIAL LIST

datum inc.

JOB NO:

QUANTITY

TITLE: SHAPER MODULATOR

ASS'Y NO: 17056

SHT 2 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
27	0570-1087	TRANSISTOR P1087E	DATUM	1	Q1		
28							
29	1706-2010	TERMINAL	"	2	TP1,3		
30							
31	1708-3897	SKT 14P W/W	"	4			
32							
33	170924 N/C	P.C. Bd. STK	"	1			
35	803762	WIRELIST	DATUM	REF.			

NOTES:

BISHOP GRAPHICS/ACCUPRESS
REORDER NO. A 7967

DATE: 11-14-74
DRAWN: GAC
CHK:

MATERIAL LIST

Datum inc.

JOB NO:
QUANTITY
C

TITLE: POWER SUPPLY

ASS'Y NO: 16280-3

SHT 1 OF 3

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
1	0102-0220	RESISTOR 22Ω 1/4W 5%	DATUM	1	R4		
2	" -0680	" 68Ω " "	"	2	R2,12		
3	" -0101	" 100Ω " "	"	1	R13		
4	" -0332	" 3.3K " "	"	1	R11		
5	" -0472	" 4.7K " "	"	1	R1		
6	" -0682	" 6.8K " "	"	1	R9		
7	" -0473	" 47K " "	"	2	R5,6		
8	" -0754	" 750K " "	"	1	R3		
9							
10	0125-0R10	" .1Ω 3W	"	1	R7		
11	0154-1001	" POT 1K	"	1	R10		
12							
13	0212-0223	CAPACITOR .022μF 100V	"	1	C6		
14	0219-0588	" 5800μF 10V	"	1	C1		
15	0220-0475	" 4.7μF 35V	"	3	C8,19,11		
16	" -0476	" 47μF "	"	2	C4,9		
17							
18	0226-0103	" .01μF 1000V	"	2	C101,102		
19	" -0104	" .1μF 10V	"	2	C5,7		
20							
21	0301-7815	IC 7815UC	"	1	A3		
22	" -7915	" 7915UC	"	1	A2		
23	" -9305	" LM305H	"	1	A1		
24							
25	0500-0306	DIODE IN914A	"	1	CR3		
26	0515-0752-1	" IN752A	"	1	CR5		

NOTES:

BISHOP GRAPHICS/ACCUPRESS

DATE: 11-17-74
DRAWN: RHE
CHK:

MATERIAL LIST

Datum inc.

JOB NO:
QUANTITY
REV C

TITLE: POWER SUPPLY

ASS'Y NO: 16280-3

SHT 2 OF 3

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	EXT. TOTAL	A
27	0540-0106-1	DIODE MCR106-1	DATUM	1	CR6			
28	" -0447	" VS447	"	1	CR51			
29	" -0820	" MR820	"	1	CR2			
30	" -4720-1	" MR501	"	1	CR1			
31	" -4934	" IN4934	"	2	CR7,8			
32								
33	0550-035A	TRANSISTOR TIP-35A	"	1	Q1			
34	" -7705	" 2N3565	"	1	Q4			
35	0555-6005	" 2N2905A	"	1	Q2			
36	" -6600	" 2N3645	"	1	Q3			
37								
38	0601-6045	CHOKE	"	1	L1			
39	" -6082	TRANSFORMER	"	1	T1			
40								
41	0702-0010	FUSE 1A 5/8 3AG	"	1	F1			
42								
43	0750-0200	" HOLDER	"	1	XF1			
44								
45	1704-1061-1	CONNECTOR AC	"	1				
46								
47	1706-0033	EYELET	"	2	(L1)			
48	1708-3897	SOCKET 14P W/W	"	1				
49	" -8000	" 8P	"	1	XA1			
50								
51								
52	2310-1247-09	STANDOFF #6 x 1/8	"	1	(L1)			

NOTES:

BISHOP GRAPHICS/ACCUPRESS

DATE: 11-16-74
DRAWN: GHL
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY

REV C

TITLE: POWER SUPPLY

ASS'Y NO: 16280-3

SHEET 3 OF 3

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.	REF. DES.	UNIT COST	LOT TOTAL
53	2325-1004	TOROID RETAINER	DATUM	1	(L1)		
54							
55	704561	MTG PLATE STK	"	1			
56	704562	SIDE BRKT STK	"	1			
57	704966-1	MTG " STK	"	1			
58	704966-2	" " STK	"	2			
59	707350	HEATSINK STK	"	1			
60							
61	170778 E	PC BOARD STK	"	1			
62	170779 B	" " STK	"	1			
63							
64							
65	120-4	TOROID RETAINER	DELBERT BLINN	1	(L1) M/S		

NOTES:

BISHOP GRAPHICS/ACCUPRESS

DATE: 6-28-82

DRAWN: D. RESTOR

CHK:

MATERIAL LIST

datum inc.

JOB NO:

QUANTITY

REV B

TITLE: S/H REGISTER (LOW POWER)

ASS'Y NO: 16089-1234-

SHT 1 OF 1

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.				REF. DES.	UNIT COST	LOT TOTAL	
1	0102-0102	RESISTOR 1K 1/4W 5%	DATUM	1				R1			
2	" -0562	" 5.6K " "	"	4				R2,3,4,6			
3	" -0103	" 10K " "	"	1				R5			
4											
5	0220-0475	CAPACITOR 4.7uF 35V	"	2				C1,4			
6	0225-0470	" 47PF 100V	"	1				C5			
7	" -0471	" 470PF "	"	1				C6			
8	0226-0104	" .1uF 10V	"	2				C2,3			
9											
10	0301-8292	I.C. SN74LS196N	"	11				U2,4,6,7,9,13,15,17,18,20,22			
11	0302-LS08	" SN74LS08N	"	1				U1			
12	" -LS37	" SN74LS37N	"	1				U11			
13	" -LS12-3	" SN74LS123N	"	1			*	U23			
14	" -LS15-3	" SN74LS153N	"	8			x	U3,5,8,10,14,16,19,21			
15											
16	1202-1604	SWITCH, DIP	"	1			Δ	U12			
17											
18	1708-3897	SKT 14P W/W	"	13							
19	" -3898	" 16P "	"	9			*				
20											
21	171791 N/C	P.C. BOARD STK	"	1							
22											
23	A-16989	ASSEMBLY AID	"	REF							
24											
25	UWW-308-3G	SOCKET 8P W/W	PRECICONTACT	1			Δ				

NOTES:

BISHOP GRAPHICS/ACCUPRESS
REORDER NO. A 7967

DATE: 1-6-81
DRAWN: LARRY
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY
TITLE: I/O CONTROL
ASS'Y NO: 18180
SHT / OF

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.				REF. DES.	UNIT COST	LOT TOTAL	
1	0102-0202	RESISTOR 2K, 1/4W, 5%	DATUM	1				R8			
2	" -0562	" 5.6K " "	"	1				R6			
3	" -0682	" 6.8K " "	"	3				R2,3,7			
4	" -0103	" 10K " "	"	1				R5			
5	" -0113	" 11K " "	"	1				R4			
6	" -0203	" 20K " "	"	1				R1			
7	0126-R2K0	" CHIP 2K	"	1				U12			
8											
9	0220-0475	CAPACITOR 4.7μf, 35V	"	3				C1,4,10			
10	0225-0331	" 330pf	"	4				C5,6,7,11			
11	" -0102	" 1000pf	"	1				C8			
12	0226-0103-2	" .01μf	"	1				C12			
13	" -0104	" .1μf, 10V	"	2				C2,3			
14											
15	0301-7486	IC N7486A	"	5				U10,11,20,21,22			
16	0302-LS00	" SN74LS00N	"	2				U6,17			
17	" -LS04	" SN74LS04N	"	1				U7			
18	" -LS10	" SN74LS10N	"	1				U8			
19	" -LS12-3	" SN74LS123N	"	3			*	U9,14,19			
20	" -LS14	" SN74LS14N	"	1				U1			
21	" -LS15-7	" SN74LS157N	"	3			*	U3,4,15			
22	" -LS32	" SN74LS32N	"	1				U16			
23	" -LS74	" SN74LS74AN	"	1				U18			
24	" -LS86	" SN74LS86N	"	2				U2,13			
25	0301-7451-97	" SN74LS197N	"	1				U5			
26	0550-7700	TRANSISTOR 2N3643	"	1				Q1			

NOTES:

BISHOP GRAPHICS/ACCUPRESS

DATE: 1-6-81
DRAWN: LARRY
CHK:

MATERIAL LIST

datum inc.

JOB NO:
QUANTITY
REV

TITLE: I/O CONTROL

ASS'Y NO: 18180
SHT 1 OF 2

ITEM	STOCK/PART NO.	DESCRIPTION	MFR/SPEC	QTY.					REF. DES.	UNIT COST	LOT TOTAL	
27	1717264	P.C. BOARD STK	DATUM	1								
28												
29	1708-3897	SOCKET 14P W/W	"	16								
30	" -3898	" 16P W/W	"	6				*				
31												
32	5125-6008-3	BOX PIN CONTACT	"	7								
33												
34	5128-5931-3	WIRE WRAP STAKE	"	9					M/S			

NOTES:

BISHOP GRAPHICS/ACCUPRESS

APPENDIX B

OPTIONAL FEATURES

INTRODUCTION

This option description provides operational and functional explanations of the 16-bit general purpose interface circuit which has been added to the basic instrument. The output data format, modes of operation and operation are described in Section I of this option description.

GENERAL DESCRIPTION

This circuit provides the ability to transfer timing data to 16-bit parallel, byte serial computer interfaces in a variety of operational modes and with a variety of interface structures. For example, the DEC DR11C/DRV11, the H.P. 12566B, the Data General 4040/4041 and other similar interfaces may be serviced by appropriate use of the available control lines.

Five modes of operation are available with this interface. Each of these modes is described briefly below. For a more detailed description of the operation of each mode, refer to Section I of this option description. Depending upon the limitations of the specific interface being used, not all modes are usable with all interfaces.

1. Demand/Response Mode:
   This mode allows, upon demand, for transfer of all three bytes of the time word or of any one or two of the bytes in any sequence during a data exchange.

2. Demand Time Interrupt Sequence Mode:
   Upon computer demand, this mode sequentially outputs all three time word bytes with the computer controlling the byte output rate.

3. Demand Time Automatic Sequence Mode:
   Upon computer demand, this mode sequentially outputs all three time word bytes with the interface controlling the byte output rate.

4. Selected Time Interrupt Sequence Mode:
   This mode sequentially outputs all three time word bytes following each time word's least significant bit update with the computer controlling the byte output rate.

5. Selected Time Automatic Sequence Mode:
   This mode sequentially outputs all three time word bytes following each time word's least significant bit update with the interface controlling the byte output rate.

The interface may be configured to operate with either positive-true (+5V) or negative-true (ground) TTL-level inputs and outputs.

OPERATING CONTROLS

Mode selection and input/output data polarity control is accomplished with a set of jumpers on the I/O Control circuit card. Four jumpers are provided: one for dasta polarity and three for mode selection. Refer to the Operational Programming paragraph for mode selection. Unless otherwise specified by the customer, when shipped from the factory the interface was configured for positive-true data polarity and for the demand/response mode of operation.

OPERATION

In the following text, raising a data line signifies the active condition. The actual level is dependent upon the selected data polarity. Figures 1 and 2 show the timing relationships of typical interfaces. The data format is shown in Figure 3.

NOTE

The characteristics of all timeout events and flag signals are defined by non-precision components. Therefore, specified values are nominal and are subject to considerable variation.

Demand/Response Mode

The time word is placed in the static condition when the DATN00 (data storage) and DVCMD (strobe) lines are raised. The states of byte-select lines DATN01 and DATN02 determine which byte will be placed on-line in the following manner:

DATN02	DATN01	BYTE
0	1	1
1	0	2
1	1	3

A strobe pulse is required for each byte, and the data storage line must remain high for the duration of the data transfer. The three control lines must remain static as long as the strobe line is raised.

Three microseconds after the strobe line is lowered, the FLG PULSE and FLG DC flag outputs are issued, signifying that valid data in on-line and ready for transfer. The FLG PULSE flag is 1 microsecond in duration. The FLG DC flag remains raised until the acknowledge input (DATRCVD) is received, or until the end of the data exchange if no acknowledge input is available from the interface. The data exchange can be terminated by lowering all three control lines (DATN00, DATN01, and DATN02) and providing a strobe. The time word will then be allowed to update (no flags will be raised).

Demand Time Interrupt Mode

NOTE

This mode of operation requires an interface capable of supplying an acknowledge output after each data byte is accepted.

The time word is placed in the static condition and the first byte is placed on-line when the DVCMD strobe is raised. Three microseconds after the strobe is lowered, the FLG PULSE and FLG DC flags are raised to signify that valid data is on-line. The FLG PULSE flag is 1 microsecond in duration. The FLG DC flag remains raised until the acknowledge input (DATRCVD) is raised. When the acknowledge input is lowered, the second byte is placed on-line. Three microseconds later, the two flag outputs are again issued. Receipt of the second acknowledge input places the third byte on-line and the flag outputs are again issued. Termination of the data transfer will occur upon receipt of the third acknowledge input, and the time word will again be allowed to update.

Demand Time Automatic Sequence Mode

The time word is held in the static condition and the first word is placed on-line when the DVCMD strobe is produced. Three microseconds after the strobe line is lowered, the FLG PULSE and FLG DC flags are issued to signify that data is on-line. the FLG PULSE flag is 1 microsecond in duration, and FLG DC is 5 microseconds long. The second byte is placed on-line 1 microsecond following termination of FLG DC, then both flags are produced again after another 3 microseconds have elapsed. After an additional 5 microseconds, FLG DC is terminated again. The third byte is placed on-line 1 microsecond later, followed in 3 microseconds by the third set of flag outputs. Approximately 5 microseconds later, FLG DC is again terminated, the data transfer is completed and the time word is again allowed to update.

The 5-microsecond nominal duration of the FLG DC flag can be altered by adjusting the time constant of the Auto Sequence one-shot on the I/O Control Assembly. This is accomplished by installing the appropriate capacitor in accordance with the component manufacutrer's recommendations.

Selected Time Interrupt Mode

This mode is similar to the Demand Time Interrupt Mode, except that a data transfer is initiated by the timing instrumentation at the least sifnificant bit (LSB) update rate (usually one millisecond). The first byte is automatically placed on-line when the time update occurs. Four microseconds later the first flag outputs are produced. Subsequent operation is as described in the Demand Time Interrupt Mode paragraph. In this mode, data transfer must be completed prior to the next LSB update.

Selected Time Automatic Sequence Mode

This mode is similar to the Demand Time Automatic Sequence Mode, except that data transfer is initiated by the timing instrumentation at the least significant bit update rate

(usually one millisecond). The first byte is placed on-line when the time update occurs. Four microseconds later the first flag outputs are produced. Subsequent operation is as described in the Demand Time Interrupt Mode paragraph.

Operational Programming (I/O Control Assembly)

1. Data Polarity

   A Box-Pin jumper is provided near IC location U11 to select the "true" TTL input/output logic levles.

   Positive True: E2 to E3

   Negative True: E1 to E3

2. Operating Mode

   1) Demand Response - No Jumpers
   2) Selected Time Interrupt Sequence - Jumper 1
   3) Demand Time Interrupt Sequence - Jumper 2
   4) Selected Time Automatic Sequence - Jumpers 1 and 3
   5) Demand Time Automatic Sequence - Jumpers 2 and 3

Interface Connections

The attached Timing Diagrams and Wiring Diagrams illustrate the operational differences and the lines used with the respective interfaces and applicable modes.

DEC DR11-K Interface

1. GENERAL

   When operating with a DR11-K interface, the DATUM I/O Control assembly must be set up for "GND" true logic. This is easily accomplished by moving the "box pin" jumper from E2 (positive true) to E1 (gnd true).

2. OUTPUT CONTROL WORD

   As seen from the previous I/O description, the "control word" via the DR11-K output register is in the "low" byte (OUT00, 01, 02) and the DR11-K should be programmed accordingly (either LOAD LOW BYTE or LOAD OUTPUT REGISTER may be used).

   The OUTPUT FLAG pulse (FLG. PULSE) is tied back to the DR11-K (EXT DATA ACC/status bit 15) to indicate that the output control word was received. Generally, this line can be ignored except as a double check since the FLGDC line (EXT DATA RDY/status bit 07) is occurring simultaneously indicating that the "time data" word is ready to be input.

3. INPUT TIME WORD

As stated in the above paragraph, the response to the control word output is FLGDC (EXT DATA RDY/status bit 07) indicating that the time data word (See word format in following pages) is ready to be input to the DR11-K.

When the data is read into the computer, the resulting INT DATA ACC signal from the DR11-K causes the FLGDC signal to be reset and conditions the I/O Control for the next output control word.

DEC DR11-K INTERFACE

1. GENERAL

When operating with a DR11-K interface, the DATUM I/O Control assembly must be set up for "GND" true logic. This is easily accomplished by moving the "box pin" jumper from E2 (positive true) to E1 (gnd true).

2. OUTPUT CONTROL WORD

As seen from the previous I/O description, the "control word" via the DR11-K output register is in the "low" byte (OUT00, 01, 02) and the DR11-K should be programmed accordingly (either LOAD LOW BYTE or LOAD OUTPUT REGISTER may be used).

The OUTPUT FLAG pulse (FLG PULSE) is tied back to the DR11-K (EXT DATA ACC/status bit 15) to indicate that the output control word was received. Generally, this line can be ignored except as a double check since the FLGDC line (EXT DATA RDY/status bit 07) is occurring simultaneously indicating that the "time data" word is ready to be input.

3. INPUT TIME WORD

As stated in the above paragraph, the response to the control word output is FLGDC (EXT DATA RDY/status bit 07) indicating that the time data word (See word format in following pages) is ready to be input to the DR11-K.

When the data is read into the computer, the resulting INT DATA ACC signal from the DR11-K causes the FLGDC signal to be reset and conditions the I/O Control for the next output control word.



DEMAND/RESPONSE



SELECTED TIME AUTOMATIC SEQUENCE



DEMAND TIME AUTOMATIC SEQUENCE

T1--Approximately 3 Microseconds
T2--Approximately 1 Microsecond
T3--Approximately 4 Microseconds
T4--Approximately 10 Microseconds

H.P. 12566B
TYPICAL TIMING RELATIONSHIPS
FIGURE 1



DEMAND/RESPONSE

T--Approximately 3 Microseconds

DEC DR11C
TYPICAL TIMING RELATIONSHIPS
FIGURE 2



SELECTED TIME INTERRUPT SEQUENCE



SELECTED TIME AUTOMATIC SEQUENCE



DEMAND TIME INTERRUPT SEQUENCE



DEMAND TIME AUTOMATIC SEQUENCE

T1--Approximately 4 Microseconds
T2--Approximately 3 Microseconds
T3--Approximately 6 Microseconds

DEC DR11C
TYPICAL TIMING RELATIONSHIPS
FIGURE 3



SIGNALS VERSUS MODES

HP12566B INTERFACE

WIRING DIAGRAM


I/O CONTROL
(RECEIVE)
PDP DR11C CONN. 2
SIGNALS VERSUS MODES
DB00* → 1 — IN 00 — T
01* → 2 — 01 — LL
02* → 3 — 02 — H
03* → 4 — 03 — BB
04* → 5 — 04 — MM
05* → 6 — 05 — HH
06* → 7 — 06 — EE
07* → 8 — 07 — C
08* → 9 — 08 — Z
09* → 10 — 09 — Y
10* → 11 — 10 — W
11* → 12 — 11 — V
12* → 13 — 12 — U
13* → 14 — 13 — P
14* → 15 — 14 — N
DB15* → 16 — IN 15 — M
SYLLABLE DATA - MODES 1, 2, 3, 4, & 5
FLGDC → 17 — REQB — S
DATA READY - MODES 1, 2, 3, 4, & 5
DATRCVD ← 22 — DATA TRANS — C
ACKNOWLEDGE - MODES 1, 2, & 3
DATH00 ← 19 — OUT 00 — C
DATH01 ← 20 — OUT 01 — K
DATH02 ← 21 — OUT 02 — HH
SYLLABLE SELECT - MODE 1 ONLY
DVCMD ← 18 — NEW DATA RDY — VV
DEVICE STROBE - MODES 1, 2, & 5
RESET → 23 — INIT — P
ENABLE - MUST BE LOW IN ALL MODES
FIG PULSE → 24
25
CONN 1
PINS 26-36 SIGNAL RETURNS WIRE AS APPROPRIATE
DR11C INTERFACE
WIRING DIAGRAM



* STATUS BITS (IF AVAILABLE)

OUTPUT DATA FORMAT


REVISIONS
LTR | DESCRIPTION | DATE | APPROVED
I/O CONTROL (REF. ONLY)
PDP DR11C CONN. 2
DB00* 1 IN 00 TT
01* 2 01 LL
02* 3 02 H
03* 4 03 BB
04* 5 04 KK
05* 6 05 HH
06* 7 06 EE
07* 8 07 CC
08* 9 08 Z
09* 10 09 Y
10* 11 10 W
11* 12 11 V
12* 13 12 U
13* 14 13 P
14* 15 14 N
DB15* 16 IN 15 M
FLGDC 17 REQB S
DATRCVD 22 DATA TRANS C
DATNOO 19 OUT 00
DATNO1 20 OUT 01
DATNO2 21 OUT 02
DVCMD 18 NEW DATA RDY VV
RESET 23 INIT P
FLG PULSE 24
25
CONN 1
C
K
NN
SEE CABLE DWG.** 804214
I/O CONTROL
26 27 28 29 30 31 32 33 34 35 36
I/O CONTROL
HP12566B
DB00* 1 INBIT0 1
DB01* 2 INBIT1 2
DB02* 3 2 3
DB03* 4 3 4
DB04* 5 4 5
DB05* 6 5 6
DB06* 7 6 7
DB07* 8 7 8
DB08* 9 8 9
DB09* 10 9 10
DB10* 11 10 11
DB11* 12 11 12
DB12* 13 12 13
DB13* 14 13 14
DB14* 15 INBIT14 15
DB15* 16 INBIT15 16
FLG DC 17 E
DVCMD 18 DVCMD 22
DATNOO 19 OUTBIT1 A
DATNO1 20 OUTBIT2 B
DATNO2 21 OUTBIT3 C
DATRCVD 22 —
RESET 23
FLG PULSE 24 DVFLG 23 AA
25
26 GND 24 BB
27
28
29 SEE CABLE DWG.** 804698
30
31
32
33
34
35
36
⚠ THIS CABLING IS FOR HP12566B POSITIVE TRUE LOGIC. FOR GROUND TRUE LOGIC INTERFACE DO NOT WIRE I/O PINS 22 & 23 (LEAVE OPEN).
NOTES: UNLESS OTHERWISE SPECIFIED
THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.
TITLE
I/O CONTROL CABLING DIAGRAM
DWN SVALENCIA 5-5-71
CHK
ENGR
SCALE NONE
DSC 22160
Datum Inc.
1363 S. STATE COLLEGE BLVD. ANAHEIM, CALIFORNIA 92806
B 804697
SIZE
SHT 1 OF 2
REV





I/O CONTROL CABLING DIAGRAM	B	804697	

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED

5	4	3	2	1

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED





NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOL: .XX ± .03 .XXX ± .010 ANGLES ± 1/2°

TITLE
CABLING DIAGRAM
(SEL MPCI 8020 INTERFACE)

Datum Inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

DWN	CHK	DES	ENGR	SCALE	FSC
F.R.I.				NONE	31160

11/15/81

SIZE	DWG NO	REV
B	809253	

SHT 1 OF 1

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED



-08	8 FT
-25	25 FT
-10	10 FT
-40	40 FT
DASH NO	"L"



THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

⚠1 FOR RCA ONLY, SEE ATTACHED SPECIFICATION ON25971S

NOTES: UNLESS OTHERWISE SPECIFIED

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
TOL .XX ± .03
.XXX ± .010
ANGLES ± 1/2°

TITLE
CABLE
(DRILC INTERFACE)

DWN	R Pond 4/24/84	DES	
CHK		ENGR	
SCALE	NONE	FSC	81160

Datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

SIZE		SHT	REV
A	804214	1 OF 2	

FROM		TO		FROM		TO	
J5 - 19		CONN 1 - C	OUT00	J5 - 1		CONN 2 - TT	IN 00
↑ - 35	*	↑ - J	GND	↑ - 26	*	* ↑ - UU	GND
| - 20		| - K	OUT01	| - 2		| - LL	IN 01
| - 35	*	| - H	GND	| - 26	*	* | - UU	GND
| - 21		| - NN	OUT02	| - 3		| - H	IN 02
| - 36	*	| - MM	GND	| - 27	*	* | - R	GND
| - 18		| - VV	NEW DATA 30V	| - 4		| - RR	IN 03
| - 36	*	| - UU	GND	| - 27	*	* | - AA	GND
↓ - 23		↓ - P	INIT	| - 5		| - KK	IN 04
J5 - 36	*	CONN 1 - S	GND	| - 28	*	* | - JJ	GND
				| - 6		| - HH	IN 05
				| - 28	*	* | - JJ	GND
				| - 7		| - EE	IN 06
				| - 29	*	* | - AA	GND
				| - 8		| - CC	IN 07
				| - 29	*	* | - DD	GND
				| - 9		| - Z	IN 08
				| - 30	*	* | - DD	GND
				| - 10		| - Y	IN 09
				| - 30	*	* | - PP	GND
				| - 11		| - W	IN 10
				| - 31	*	* | - X	GND
				| - 12		| - V	IN 11
				| - 31	*	* | - X	GND
				| - 13		| - U	IN 12
				| - 32	*	* | - T	GND
				| - 14		| - P	IN 13
				| - 32	*	* | - R	GND
				| - 15		| - N	IN 14
				| - 33	*	* | - L	GND
				| - 16		| - H	IN 15
				| - 33	*	* | - L	GND
				| - 17		| - S	REQ B
				| - 34	*	* | - T	GND
				| - 22		| - C	DATA TRANS
				↓ - 34	*	*CONN 2-36	GND

*Indicates 2 wires per pin (J5 - 36 has 3 wires).

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED









EXAMPLE	
-NO	LENGTH
-50	= 50 FEET

ITEM	DESCRIPTION	PART NO.
1	Cable, 36 twisted pair	8120-1846 or equivalent
2	Connector hood	5040-6071
3	Self tapping screw	0624-0098
4	Connector, 48 pin	1251-0335
5	Setscrew	3030-0143
6	Cable clamp	5040-8003

NOTES: UNLESS OTHERWISE SPECIFIED

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
TOL: .XX ±.010 .XXX ±.005 ANGLES ±1/2°

TITLE
CABLE
TO HP 1251-0066

DWN [illegible] 5/6/11 DES
CHK ENGR
SCALE FSC 81160

datum inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

A | B0469B | REV

SIZE | SHT 1 OF 2

FROM		TO	SIGNAL	FROM		TO	SIGNAL
J5 - 1		HP - 1	DB00	J5 - 18		22 - 3	DVCMD
J5 - 26		(GNDBUS)*	RET	J5 - 34		(GNDBUS)*	RET
J5 - 2		- 2	DB01	J5 - 19		- A	DATNO0
J5 - 26		*	RET	J5 - 35		*	RET
J5 - 3		- 3	DB02	J5 - 20		- B	DATNO1
J5 - 27		*	RET	J5 - 35		*	RET
J5 - 4		- 4	DB03	J5 - 21		- C	DATNO2
J5 - 27		*	RET	J5 - 36		(GNDBUS)*	RET
J5 - 5		- 5	DB04	J5 - 22	GND		
J5 - 28		*	RET	J5 - 23	GND		
J5 - 6		- 6	DB05				
J5 - 28		*	RET				
J5 - 7		- 7	DB06				
J5 - 29		*	RET				
J5 - 8		- 8	DB07				
J5 - 29		*	RET				
J5 - 9		- 9	DB08				
J5 - 30		*	RET				
J5 - 10		- 10	DB09				
J5 - 30		*	RET				
J5 - 11		- 11	DB10				
J5 - 31		*	RET				
J5 - 12		- 12	DB11				
J5 - 31		*	RET				
J5 - 13		- 13	DB12				
J5 - 32		*	RET				
J5 - 14		- 14	DB13				
J5 - 32		*	RET				
J5 - 15		- 15	DB14				
J5 - 33		*	RET				
J5 - 16		- 16	DB15				
J5 - 33		*	RET				
J5 - 24		J3 - AA	FLG.PULSE				
J5 - 34		(GNDBUS)*	RET				

DWG. NO. 804698 REV

PAGE 2 OF 2

LTR	DESCRIPTION	DATE	APPROVED



ID CABLE # THIS END (TOP)
BD7727- ("L" IN FEET)

DASH NO	"L"
-08	8 FT
-25	25 FT
-10	10 FT
-40	40 FT

TYPICAL



CONN 1 & 2 DETAIL

THIS DATA IS CONFIDENTIAL TO DATUM, INC. AND SHALL NOT BE REPRODUCED OR USED FOR ANY PURPOSE EXCEPT TO THE EXTENT PROVIDED BY CONTRACT.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
TOL: XX ± .03, XXX ± .010, ANGLES ± 1/2°

TITLE: CABLE (DRIIK INTERFACE)

DWN		DES	
CHK		ENGR	1/80
SCALE	NONE	FSC	81160

Datum Inc.
1363 S. STATE COLLEGE BLVD.
ANAHEIM, CALIFORNIA 92806

SIZE		SHT	REV
A	BD7727	1 OF 2	

NOTES: UNLESS OTHERWISE SPECIFIED

(C) MISSION GRAPHICS / ACCURIGHT

FROM		TO		FROM		TO	
J5 - 19		J2 - K	OUT00	J5- 1		J1 - LL	IN 00
A 35	*	A - L	GND	- A26	*	A - MM	GND
-20		- M	OUT01	- 2		- JJ	IN 01
-35	*	- N	GND	- 26	*	-KK	GND
-21		- P	OUT02	- 3		-FF	IN 02
-36	*	- R	GND	- 27	*	-HH	GND
-18		- H	Lo Data RDY	- 4		-DD	IN 03
-36	*	- J	GND	- 27	*	-EE	GND
-23		- A	INIT	- 5		-BB	IN 04
-36	*	- B	GND	- 28	*	-CC	GND
Y-24		Y - C	EXT DATA ACC	- 6		-Z	IN 05
J5 -35	*	J2 - D	GND	- 28	*	-AA	GND
				- 7		-X	IN 06
				- 29	*	-Y	GND
				- 8		-V	IN 07
				- 29	*	-W	GND
				- 9		-T	IN 08
				- 30	*	-U	GND
				- 10		-R	IN 09
				- 30	*	-S	GND
				- 11		-N	IN10
				- 31	*	-P	GND
				- 12		-L	IN 11
				- 31	*	-M	GND
				- 13		-J	IN 12
				- 32	*	-K	GND
				- 14		-F	IN 13
				- 32	*	-H	GND
				- 15		-D	IN 14
				- 33	*	-E	GND
				- 16		-B	IN 15
				- 33	*	-C	GND
				- 17		-NN	EXT DATA RDY
				- 34	*	-PP	GND
				- 22		Y -TT	INT DATA ACC
				J5 - Y34	*	J1 - UU	GND

Datum Inc.

DWG. NO. 20[illegible] REV.

datum inc.

1363 S. State College Boulevard, Anaheim, California 92806 • (714) 533-6333 • TWX (910) 592-1289

www.manualsplus.com
1000321